

My BRAVE Journey

Thomas Lange

29/08/2017

1. Preparation of a BRAVE Development Kit Environment
2. Development of a BRAVE Demonstrator Application
3. Open ESA FPGA Benchmark Suite
4. Radiation Test of a Xilinx Kintex-7 FPGA

- All **projects** are **organized** in **Git repositories** (TEC-EDM Git server)
- Projects are **public** → accessible within intranet

- BRAVE Development Kit Environment:

<http://mars.ws.estec.esa.nl:8081/Lange/brave-dev-kit>

- BRAVE Demonstrator Application:

<http://mars.ws.estec.esa.nl:8081/Lange/fmc-hdmi-cam>

- Open ESA FPGA Benchmark Suite:

<https://gitrepos.estec.esa.int/FPGA/open-ESA-FPGA-benchmark-suite>

- Radiation Test of a Xilinx Kintex-7:

<http://mars.ws.estec.esa.nl:8081/Lange/kintex-radiation-test>

Preparation of a BRAVE Development Kit Environment


Thomas Lange

29/08/2017

1. Motivation
2. The BRAVE Development Kit
3. Development Environment
4. Example Project/Demo


- How to **start** a **project** with the BRAVE NG-Medium Development Kit?
- ↳ Creating a development **environment** as **starting point** by providing
 - Documentation
 - Automated design flow
 - Small example project

The BRAVE Development Kit



- The development environment includes:
 - Latest [documentation](#) by NanoXplore
 - Script to compile/synthesize a project
 - Script to program the device
 - Makefile which automates the complete process
 - VHDL top module with corresponding pads configuration
 - matches with available connectors on BRAVE Dev-Kit
 - Example project
 - Uses LEDs, switches, pushbuttons, PLL, testpoints (TP)
 - Dedicated UART receiver and transmitter


- The development environment includes:
 - Latest documentation by NanoXplore
 - Script to **compile/synthesize** a project
 - Script to **program** the **device**
 - Makefile which **automates** the complete **process**
 - VHDL top module with corresponding pads configuration
 - matches with available connectors on BRAVE Dev-Kit
 - Example project
 - Uses LEDs, switches, pushbuttons, PLL, testpoints (TP)
 - Dedicated UART receiver and transmitter



- Script for standard FPGA design flow
- Script for programming the device
- Makefile to automate the process


- The development environment includes:
 - Latest documentation by NanoXplore
 - Script to compile/synthesize a project
 - Script to program the device
 - Makefile which automates the complete process
 - VHDL **top module** with corresponding **pads configuration**
 - matches with available connectors on BRAVE Dev-Kit
 - Example project
 - Uses LEDs, switches, pushbuttons, PLL, testpoints (TP)
 - Dedicated UART receiver and transmitter

Development Environment – VHDL Top File and Pads Configuration File



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)




```
27 -----
28
29 entity dk625v1_top is
30
31     port (
32         -- Clock sources
33         in_osc0 : in std_logic;           -- Standard 25MHz clock oscillator
34         in_osc1 : in std_logic;           -- Socket-mounted clock oscillator
35         in_sma0 : in std_logic;           -- External J8 SMA clock input
36         in_sma1 : in std_logic;           -- External J9 SMA clock input
37
38         -- Switches
39         in_sw[0] : PA09 (Switch S1)
40         in_sw[1] : PA03 (Switch S2)
41         in_sw[2] : NA03 (Switch S3)
42         in_sw[3] : PA04 (Switch S4)
43         in_sw[4] : NA09 (Switch S5)
44         in_sw[5] : NA04 (Switch S6)
45         in_sw : in std_logic_vector(5 downto 0);
46         -- Pushbuttons
47         in_pb[0] : PA07 (Pushbutton S8)
48         in_pb[1] : PA12 (Pushbutton S9)
49         in_pb[2] : NA07 (Pushbutton S10)
50         in_pb[3] : NA12 (Pushbutton S11)
51         in_pb[4] : PA14 (Pushbutton S12)
52         in_pb : in std_logic_vector(4 downto 0);
53
54         -- User LEDs
55         -- LEDs connected to Bank 0 and Bank 1
56         out_led_n[0] : LED1
57         out_led_n[1] : LED2
58         ...
59         out_led_n[7] : LED8
60         out_led_n : out std_logic_vector(7 downto 0);
```

Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 : in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 : in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 : in std_logic;      -- External J8 SMA clock input
36     in_sma1 : in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60     out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 : in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 : in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 : in std_logic;      -- External J8 SMA clock input
36     in_sma1 : in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60     out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 : in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 : in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 : in std_logic;      -- External J8 SMA clock input
36     in_sma1 : in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60     out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 in std_logic;      -- External J8 SMA clock input
36     in_sma1 in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60     out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 : in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 : in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 : in std_logic;      -- External J8 SMA clock input
36     in_sma1 : in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46
47     -- Pushbuttons
48     in_pb[0] : PA07 (Pushbutton S8)
49     in_pb[1] : PA12 (Pushbutton S9)
50     in_pb[2] : NA07 (Pushbutton S10)
51     in_pb[3] : NA12 (Pushbutton S11)
52     in_pb[4] : PA14 (Pushbutton S12)
53     in_pb : in std_logic_vector(4 downto 0);
54
55     -- User LEDs
56     -- LEDs connected to Bank 0 and Bank 1
57     out_led_n[0] : LED1
58     out_led_n[1] : LED2
59     ...
60     out_led_n[7] : LED8
61   out_led_n : out std_logic_vector(7 downto 0);
62 
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 in std_logic;      -- External J8 SMA clock input
36     in_sma1 in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60   out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


```
27 -----
28
29 entity dk625v1_top is
30
31   port (
32     -- Clock sources
33     in_osc0 in std_logic;      -- Standard 25MHz clock oscillator
34     in_osc1 in std_logic;      -- Socket-mounted clock oscillator
35     in_sma0 in std_logic;      -- External J8 SMA clock input
36     in_sma1 in std_logic;      -- External J9 SMA clock input
37
38     -- Switches
39     in_sw[0] : PA09 (Switch S1)
40     in_sw[1] : PA03 (Switch S2)
41     in_sw[2] : NA03 (Switch S3)
42     in_sw[3] : PA04 (Switch S4)
43     in_sw[4] : NA09 (Switch S5)
44     in_sw[5] : NA04 (Switch S6)
45     in_sw : in std_logic_vector(5 downto 0);
46     -- Pushbuttons
47     in_pb[0] : PA07 (Pushbutton S8)
48     in_pb[1] : PA12 (Pushbutton S9)
49     in_pb[2] : NA07 (Pushbutton S10)
50     in_pb[3] : NA12 (Pushbutton S11)
51     in_pb[4] : PA14 (Pushbutton S12)
52     in_pb : in std_logic_vector(4 downto 0);
53
54     -- User LEDs
55     -- LEDs connected to Bank 0 and Bank 1
56     out_led_n[0] : LED1
57     out_led_n[1] : LED2
58     ...
59     out_led_n[7] : LED8
60     out_led_n : out std_logic_vector(7 downto 0);
```



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)

Pads Configuration File (Python)




Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)

```
27  
28  
29 entity dk625v1_top is  
30  
31 port (  
32     -- Clock sources  
33     in_osc0 : in std_logic; -- Standard 25MHz Clock Oscillator  
34     in_osc1 : in std_logic; -- Standard 25MHz Clock Oscillator  
35     in_sma0 : in std_logic; -- SMA1 Clock Input  
36     in_sma1 : in std_logic; -- SMA2 Clock Input  
37  
38     -- Switches  
39     in_sw[0] : in std_logic; -- Switch 0  
40     in_sw[1] : in std_logic; -- Switch 1  
41     in_sw[2] : in std_logic; -- Switch 2  
42     in_sw[3] : in std_logic; -- Switch 3  
43     in_sw[4] : in std_logic; -- Switch 4  
44     in_sw[5] : in std_logic; -- Switch 5  
45  
46     in_sw : in std_logic; -- Switches and Pushbuttons  
47     in_pb[0] : in std_logic; -- Pushbutton 0  
48     in_pb[1] : in std_logic; -- Pushbutton 1  
49     in_pb[2] : in std_logic; -- Pushbutton 2  
50     in_pb[3] : in std_logic; -- Pushbutton 3  
51     in_pb[4] : in std_logic; -- Pushbutton 4  
52  
53     in_pb : in std_logic; -- Pushbuttons  
54  
55     -- User LEDs  
56     LEDs cor : out std_logic; -- LEDs connected to the prog bank  
57     out_0 : out std_logic; -- LED 0  
58     out_1 : out std_logic; -- LED 1  
59     ... : out std_logic; -- ...  
60     out_led_n : out std_logic; -- LEDs connected to the prog bank  
61  
62     -- User LEDs  
63     'out_led_n[0]' : out std_logic; -- LED 0  
64     'out_led_n[1]' : out std_logic; -- LED 1  
65     'out_led_n[2]' : out std_logic; -- LED 2  
66     'out_led_n[3]' : out std_logic; -- LED 3  
67     'out_led_n[4]' : out std_logic; -- LED 4  
68     'out_led_n[5]' : out std_logic; -- LED 5  
69     'out_led_n[6]' : out std_logic; -- LED 6  
70     'out_led_n[7]' : out std_logic; -- LED 7  
71  
72     # The LEDs connected to the prog bank need to be define  
73     # 'out_led_prg_n[0]' : out std_logic; -- LED 0  
74     # 'out_led_prg_n[1]' : out std_logic; -- LED 1  
75 )  
76  
77 dk625v1_pads = {  
78     # Clock sources  
79     'in_osc0' : ('IOB12_D09P', 'LVCMOS_2.5V_2mA') #  
80     'in_osc1' : ('IOB12_D08P', 'LVCMOS_2.5V_2mA') #  
81     'in_sma0' : ('IOB0_D10P', 'LVCMOS_3.3V_2mA') #  
82     'in_sma1' : ('IOB0_D11P', 'LVCMOS_3.3V_2mA') #  
83  
84     ## Switches and Pushbuttons  
85     'in_sw[0]' : ('IOB10_D09P', 'LVCMOS_1.8V_2mA') #  
86     'in_sw[1]' : ('IOB10_D03P', 'LVCMOS_1.8V_2mA') #  
87     'in_sw[2]' : ('IOB10_D03N', 'LVCMOS_1.8V_2mA') #  
88     'in_sw[3]' : ('IOB10_D04P', 'LVCMOS_1.8V_2mA') #  
89     'in_sw[4]' : ('IOB10_D09N', 'LVCMOS_1.8V_2mA') #  
90     'in_sw[5]' : ('IOB10_D04N', 'LVCMOS_1.8V_2mA') #  
91  
92     'in_pb[0]' : ('IOB10_D07P', 'LVCMOS_1.8V_2mA') #  
93     'in_pb[1]' : ('IOB10_D12P', 'LVCMOS_1.8V_2mA') #  
94     'in_pb[2]' : ('IOB10_D07N', 'LVCMOS_1.8V_2mA') #  
95     'in_pb[3]' : ('IOB10_D12N', 'LVCMOS_1.8V_2mA') #  
96     'in_pb[4]' : ('IOB10_D14P', 'LVCMOS_1.8V_2mA') #  
97  
98     # User LEDs  
99     'out_led_n[0]' : ('IOB0_D01P', 'LVCMOS_3.3V_2mA') #  
100    'out_led_n[1]' : ('IOB0_D03N', 'LVCMOS_3.3V_2mA') #  
101    'out_led_n[2]' : ('IOB0_D03P', 'LVCMOS_3.3V_2mA') #  
102    'out_led_n[3]' : ('IOB1_D05N', 'LVCMOS_3.3V_2mA') #  
103    'out_led_n[4]' : ('IOB1_D05P', 'LVCMOS_3.3V_2mA') #  
104    'out_led_n[5]' : ('IOB1_D06N', 'LVCMOS_3.3V_2mA') #  
105    'out_led_n[6]' : ('IOB1_D06P', 'LVCMOS_3.3V_2mA') #  
106    'out_led_n[7]' : ('IOB1_D02N', 'LVCMOS_3.3V_2mA') #  
107  
108    # The LEDs connected to the prog bank need to be define  
109    # 'out_led_prg_n[0]' : ('D0', 'LVCMOS_3.3V_2mA') #  
110    # 'out_led_prg_n[1]' : ('D1', 'LVCMOS_3.3V_2mA') #  
111 }
```


Pads Configuration File (Python)



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


Pads Configuration File (Python)



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


Pads Configuration File (Python)



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


Pads Configuration File (Python)



Development Environment – VHDL Top File and Pads Configuration File

Board Top File (VHDL)


Pads Configuration File (Python)



Development Environment – VHDL Top File and Pads Configuration File


Board Top File (VHDL)

Pads Configuration File (Python)



- The development environment includes:
 - Latest documentation by NanoXplore
 - Script to compile/synthesize a project
 - Script to program the device
 - Makefile which automates the complete process
 - VHDL top module with corresponding pads configuration
 - matches with available connectors on BRAVE Dev-Kit
 - Example project
 - Uses LEDs, switches, pushbuttons, PLL, testpoints (TP)
 - Dedicated UART receiver and transmitter

Example Project



Demo




Development of a BRAVE Demonstrator Application

Thomas Lange

29/08/2017


1. Motivation
2. FMC-HDMI-CAM Daughterboard
3. Development Process
4. Demo
5. Summary of Development Status
6. Future Work

- Development of a demonstrator application for the BRAVE NG-Medium
- Gets the easily attention
 - ↳ Image/Video application



Source: Avnet


- FMC daughterboard by Avnet
 - Using the **FMC connector** (mezzanine card interface)
 - **HDMI Input** (based on ADI ADV6711)
 - **HDMI Output** (based on ADI ADV7511)
 - Video Clock Synthesizer (based on TI CDCE913)
 - Camera Interface (for camera modules)
- Avnet provides reference design (<https://github.com/Avnet/hdl>)



Source: Avnet

- FMC daughterboard by Avnet
 - Using the **FMC connector** (mezzanine card interface)
 - **HDMI Input** (based on ADI ADV6711)
 - **HDMI Output** (based on ADI ADV7511)
 - Video Clock Synthesizer (based on TI CDCE913)
 - Camera Interface (for camera modules)
- Avnet provides reference design (<https://github.com/Avnet/hdl>)

FMC-HDMI-CAM Daughterboard – Reference design




Source: Avnet

- Reference design supports Zync-Board or ZedBoard
 - Technology dependent HDL code
 - Some of the used IP cores need licenses
 - I2C configuration of HDMI in-/output chips through embedded ARM core

- Design porting **issues**:
 - **I2C configuration** of HDMI chips is done by embedded **ARM** core
 - BRAVE NG-Medium does not provide hard-wired processor
 - **Technology dependent** HDL code
 - Some of the used **IP cores** need **licenses**
- Development **steps**:
 - **Simplify** design → **no licenses** for IP cores needed
 - Porting to Xilinx 7-Series FPGA (Kintex-7 KC705)
 - **Integrate** dedicated **I2C** IP core
 - **Identify** required **I2C messages**
 - Porting to Microsemi RTG4 Dev-Kit
 - Rewrite HDL code **technology independent**
 - Porting to NanoXplore BRAVE NG-Medium DK625V1
 - Handle **not yet supported features**
 - Handle issues of current tool versions


Demo

Demo – Implemented Design (High Level)




- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

Demo – Implemented Design (High Level)




- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

Demo – Implemented Design (High Level)




- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

Demo – Implemented Design (High Level)




- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

Demo – Implemented Design (High Level)



- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

Demo – Implemented Design (High Level)



- Technology independent design (FMC-HDMI-CAM Top)
 - Configuration via dedicated I2C master
 - HDMI Output stream with Video Pattern Generator
 - HDMI In-/Output stream pass through

- HDMI In-/Output interface is technology independent
- Dedicated I2C Master core is implemented
 - Configuration of HDMI In-/Output through I2C
- Video Pattern Generator is implemented

- Xilinx Kintex-7 KC705:
 - HDMI Output with pattern generator
 - HDMI Input – HDMI Output pass through

- Microsemi RTG4 Dev-Kit:
 - HDMI Output with pattern generator

- NanoXplore BRAVE NG-Medium DK625V1:
 - HDMI Output with pattern generator (with artefacts)

- Continue porting to BRAVE NG-Medium Dev-Kit
 - Probably solved with new release of the tool
- Implementation of actual image/video application by Klemen Bravhar
 - Usage of MATLAB HDL coder

Questions?



Open ESA FPGA Benchmark Suite


Thomas Lange, David Merodio Codinachs


29/08/2017

1. Motivation
2. Methodology
3. Open ESA FPGA Benchmark Suite - Overview
4. Benchmark Circuits
5. Public Availability
6. Current Development Status
7. Conclusion

- The offer of **FPGAs for space is increasing**; as well as their complexity
- FPGAs have **different architectures** and **tools**
- No industry standard for benchmarking PLDs (as it exists for CPUs)
 - ↳ Difficult to chose devices for given application
- FPGAs are very versatile
 - ↳ A **flexible benchmark environment** is needed which
 - ↳ addresses many aspects
 - ↳ can be modified for specific purposes
- ↳ Large companies have internal benchmarks, methodology and automation. Universities, research institutes and smaller companies might benefit from the benchmarks, data and automation sharing.

- The benchmark environment **automates** the standard **FPGA design flow**
- The steps are performed on **several devices** by using the **corresponding CAD tools**
- After each step in the design flow the parameters are extracted and stored





- The Open ESA FPGA Benchmark Suite consists of
 - Benchmark circuits ([VHDL](#))
 - CAD tool specific design flow scripts ([TCL](#))
 - Benchmark Environment ([Python](#))
 - Configuration Files ([JSON](#))
- The device parameters are currently (can be extended):
 - logic capacity
 - speed performance
 - power
- The current CAD tool parameters are (can be extended):
 - compile time
 - memory usage

- The benchmark environment is organized in a Git repository
<https://gitrepos.estec.esa.int/FPGA/open-ESA-FPGA-benchmark-suite.git>
- The availability to the public enables
 - **Experience** can be shared
 - the possibility to **add and modify circuits** for own purposes, e.g.
 - add new circuits which address different architectural features
 - the possibility to **add and modify design flows**, e.g.
 - add design flow with special constraints
 - add design flow with different CAD tool settings/versions
 - add design flow for new CAD tools

The use and collaboration of the suite is highly encouraged!

Example of design flow configuration (`designFlowSettings.json`):

```
1 {
2   "ISE 13.2": {
3     "shellCLI" : "xtclsh",
4     "toolSetup" : "tools/xilinx/ise13.2_64_env.csh",
5     "createPrj" : "tools/xilinx/new_ise_project.tcl",
6     "synPrj"    : "tools/xilinx/syn_ise.tcl"
7   },
8   "ISE 14.7": {
9     "shellCLI" : "xtclsh",
10    "toolSetup" : "tools/xilinx/ise14.7_64_env.csh",
11    "createPrj" : "tools/xilinx/new_ise_project.tcl",
12    "synPrj"    : "tools/xilinx/syn_ise.tcl"
13  },
14  "Liberio SoC 11.7": {
15    "shellCLI" : "libero",
16    "toolSetup" : [
17      "tools/microsemi/libero_env.csh",
18      "tools/microsemi/synopsys_env.csh"
19    ],
20    "createPrj" : "tools/microsemi/new_libero_project.tcl",
21    "synPrj"    : "tools/microsemi/syn_libero.tcl"
22  }
23 }
```

Flow name (points to "ISE 13.2")

Shell command (points to "xtclsh")

Script to create the Project (points to "tools/xilinx/new_ise_project.tcl")

Script to perform Synthesis, Place & Route (points to "tools/xilinx/syn_ise.tcl")

Scripts to setup the tools (points to the array in "Liberio SoC 11.7")

Device configuration example

Example of device configuration
(deviceSettings.json):

```
1 {
2   "Virtex-5QV" : {
3     "tools" : "ISE 13.2",
4     "deviceSpec" : {
5       "family" : "Virtex-5QV",
6       "die" : "xqr5vfx130",
7       "package" : "cf1752",
8       "speed" : "-1",
9     }
10  },
11  "Kintex-7" : {
12    "tools" : [
13      "ISE 13.2",
14      "ISE 14.7"
15    ],
16    "deviceSpec" : {
17      "family" : "Kintex7",
18      "die" : "xc7k70t",
19      "package" : "fbg676",
20      "speed" : "-3",
21    }
22  },
23  "RTG4" : {
24    "tools" : "Libero SoC 11.7",
25    "deviceSpec" : {
26      "family" : "RTG4",
27      "die" : "RT4G150",
28      "package" : "1657 CG",
29      "speed" : "STD",
30      "dieVoltage" : "1.2"
31    }
32  }
33 }
```

Device name

Flow names
(see previous slide)

Device definition

Project configuration example

Example of project configuration (`prjSettings.json`):

```
1 {
2   "name" : "generic_logic_gate",
3   "hdlFiles" : [
4     "../../utils/hdl/io_ff.vhd",
5     "../../utils/hdl/io_reg.vhd",
6     "../../utils/hdl/utils.vhd",
7     "../../utils/hdl/reduce_pack.vhd",
8     "../hdl/generic_logic_gate.vhd"
9   ],
10  "vhdlVersion" : "VHDL1993"
11 }
```

Project name
created by the
FPGA tool

Benchmark execution example

- Steps to execute the benchmark:

1. Initialize the environment

```
$ source utilities/set_env.sh # use with Bash shell
$ source utilities/set_env.csh # use with C shell
```


2. Got to work directory

```
$ cd circuits/basic/generic_logic_gate/
```

3. Run the benchmark

```
$ ./benchmark_generic_logic_gate.py
```

Output during execution



```
[dmerodio@drain generic_logic_gate]$ ./benchmark_generic_logic_gate.py
Generic Logic Gate - Synthesis Benchmark
0% [-----]
Synthesise test case 1 (out of 4)
on Virtex-5QV with ISE 13.2 (1 out of 3)
_

[dmerodio@drain generic_logic_gate]$ ./benchmark_generic_logic_gate.py
Generic Logic Gate - Synthesis Benchmark
83% [=====]
Synthesise test case 4 (out of 4)
on Kintex-7 with ISE 14.7 (2 out of 3)
_
```

- Initial set of benchmark circuits provided
 - inspired by **PREP**, **ITC'99** and **IWLS** benchmark suites
- **Small designs** which address only particular architectural features
 - LUTs
 - carry propagation logic
 - DSP-blocks
 - memory cells
- More complex circuits which represent **common arithmetic functions**
 - e.g. Adder Tree, CORDIC, Moving Average Filter, UART (FSM), ...
 - ↳ resource usage and performance can be estimated for real designs
- The number of benchmark circuits is expected to grow

- The repository includes an initial set of benchmark circuits
- The integrated CAD tools currently included:
 - Xilinx ISE
 - Microsemi Libero
- Ongoing:
 - Integration of further CAD tools (NanoXmap)
 - Automation to parse reports of the tools to extract parameters

- The Open ESA FPGA Benchmark Suite
 - enables **acquire experience of FPGAs** by different vendors and their CAD tools
 - is **publicly available**
 - ↳ transparent results
 - has an **“open interface”**
 - ↳ integration and modification of additional benchmark circuits, FPGAs and CAD tools is possible

1. D. McCarty, D. Faria, and P. Alfke, "PREP Benchmarks for Programmable Logic Devices" in Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993, pp. 7.7.1–7.7.6, May 1993.
2. F. Corno, M. S. Reorda, and G. Squillero, "RT-level ITC'99 benchmarks and first ATPG results" IEEE Design Test of Computers, vol. 17, pp. 44–53, Jul 2000.
3. "White Paper: Guidance for Accurately Benchmarking FPGAs" tech. rep., Altera Corporation, Dec 2007.
4. S. Kliman, "PREP Benchmarks Reveal Performance and Capacity Tradeoffs of Programmable Logic Devices" in Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit, pp. 376–382, Sep 1994.
5. "White Paper: FPGA Performance Benchmarking Methodology" tech. rep., Altera Corporation, Aug 2007.
6. C. Albrecht, "IWLS 2005 Benchmarks." Online: http://iwls.org/iwls2005/benchmark_presentation.pdf (accessed March 2017), Jun 2005.

Radiation Test of a Xilinx Kintex-7

Thomas Lange

29/08/2017

1. Motivation
2. Test Set-Up
3. Device Under Test
4. Summary Test Results

- Single Event Effects (SEE) characterization is used to predict design error rates
- Radiation test experiments common test methodology is shift register based
- Methodology issue: not close to real designs

↳ Implementation of more complex designs with

- Logic cones at inputs and outputs of Flip Flops
- Realistic combinatorial stages between Flip Flops

• Radiation test of a Kintex-7 by TRAD


- Irradiation was performed at RADEF with not tilted heavy ions

Shift Register Chain




Source: M. Berg

Thomas Lange | 29/08/2017 | Slide 67




- Evaluate **SEE sensitivity** of Xilinx 7-Series FPGA
 - Single Event Latch-Up (**SEL**)
 - Single Event Upset (**SEU**)
 - Multi-Bit Upset (**MBU**)
 - Single Event Functional Interrupt (**SEFI**)
- Maximum used LET:
60.0 MeV.cm²/mg
- Test Vehicles:
 - Shift Register
 - Block Memory
 - ESA dedicated design

Source: TRAD




- Extension of Independent Counter Array by **adding sine/cosine calculation**
- Sine/Cosine calculation is based on **CORDIC**
- Sine/Cosine can also be calculated by using LUT + multiplication
 - Evaluation of hard-wired multipliers (DSP blocks)




- Design has **issues** with **observability of SEUs**
 - SEU in cosine calculation might not be captured by the snapshot register
 - ↳ Not recognized in tester
 - Feedback loop needed
- Step back to original Independent Counter Array

Device Under Test – Observability Issues



- Design has **issues** with **observability of SEUs**
 - SEU in cosine calculation might not be captured by the snapshot register
 - ↳ Not recognized in tester
 - Feedback loop needed
- Step back to original Independent Counter Array

Device Under Test – Observability Issues



- Design has **issues with observability of SEUs**
 - SEU in cosine calculation might not be captured by the snapshot register
 - ↳ Not recognized in tester
 - Feedback loop needed
- Step back to original Independent Counter Array

- SEUs, MBUs and SEFIs were observed at minimum LET of 1.83 MeV.cm²/mg

1. M. Berg, H. Kim, M. Friendlich, C. Perez, C. Seidleck, K. LaBel and R. Ladbury, "SEU Analysis of Complex Circuits Implemented in Actel RTAX-S FPGA Devices" in IEEE Transaction on Nuclear Science, 2011., pp. 1015–1022, June 2011.

