

Space engineering
ASIC, FPGA and IP Core
engineering

INTRODUCTION

For people familiar with old ECSS-Q-ST-60-02C





ECSS standards ASIC, FPGA and IP Core



engineering ECSS-E-ST-20-40C

EC55 Secretas ESA-EST squirements & Standards Sect Noordatik, The Netherlar

product assurance ECSS-Q-ST-60-03C









English and a

Agustín Fernández León (TEC-E) Isabelle Conway (TEC-QQS) Open info + Q&A session - 23/01/2024

ESA UNCLASSIFIED – Releasable to the Public





- 1. Brief history of ASIC/FPGA ECSS standards and handbook
- 2. Structure (main chapters, annexes) of new standards
- 3. Highlights of ASIC/FPGA/IP Core Product Assurance standard (ECSS-Q-ST-60-03)

Focus on ASIC/FPGA/IP Core Engineering standard (ECSS-E-ST-20-40C)

- 6. Terms, definitions, conventions
- 7. Main content improvements wrt old standard engineering requirements (ECSS-Q-ST-60-02 chapter 5)
- 8. General requirements (tailoring, development flow, phase reviews, VCD)
- 9. Walk through development flow, phase by phase
- 10. Equipment/Systems vs DEVICEs development life cycles: milestones alignment in time and terminology
- 11. Where to find these standards and complementary information
- 12. Applying these standards and challenges
- 13. More information and questions

💳 🔜 📲 🚍 💳 🛶 📲 🔚 📲 🔚 📲 🚍 📲 🔤 🛶 🚳 🛌 📲 🚼 🖬 🖬 ன 🗰 🗰 🗰 🗰 🗰

Old ECSS Q-60-02 (2008) standard is superseded by two: E-20-40 and Q-60-03 (11 Oct 2023)



+

→ THE EUROPEAN SPACE AGENCY

*

ECSS HB on rad effects mitigation techniques for ASICs and FPGAs moves to E branch with slightly new name – contents are the same!





* → THE EUROPEAN SPACE AGENCY

ECSS standards for ASIC, FPGA and IP Core development - what for?



- ECSS-E-ST-20-40C ASIC, FPGA and IP Core Engineering 11th October 2023
- ECSS-Q-ST-60-03C ASIC, FPGA and IP Core Product Assurance 11th October 2023

Scope: successful development of digital, analogue and mixed analogue-digital signal custom designed integrated circuits, ASICs, FPGAs and IP Cores (= DEVICEs). Also applicable to non-monolithic microelectronics systems made of more than one die interconnected and packaged into a System-in-Package DEVICE. For SiP the standard applies to (a) the development of each individual monolithic die, and to (b) the integration onto a multi-die single DEVICE considering those dice as IP Cores.

Not in the scope: selection, control, procurement or usage of DEVICEs for space projects nor DEVICE ESCC qualification requirements. Those requirements are covered by ECSS-Q-ST-60C EEE components standard and the ESCC generic specification No. 9000 respectively. Nevertheless, this standard contemplates the possibility for the DEVICE to undergo ESCC qualification after the DEVICE customer acceptance as an "ECSS qualified" DEVICE, and thus a DEVICE ESCC Detail Specification and DEVICE Radiation Test Plan and Report are **optional** expected outputs.

DEVICE "ECSS qualification" status: assessed based on the requirements from both ECSS-E-ST-20-40 and ECSS-Q-ST-60-03. DEVICE is qualified and accepted according to ECSS standards, when all DEVICE development reviews defined in ECSS-E-ST-20-40 are declared successful by the customer's engineering and PA responsible persons and project management who monitored the DEVICE development.

2 new stds have replaced old Q-ST-60-02C

ESCC





ECSS standards for ASIC, FPGA and IP Core development – history behind



- ECSS-E-ST-20-40C ASIC, FPGA and IP Core Engineering 11th October 2023
- ECSS-Q-ST-60-03C ASIC, FPGA and IP Core Product Assurance 11th October 2023

These 2 new ECSSes are the result of the collaborative efforts of ASIC, FPGA and IP Cores (= "DEVICE") engineering experts and product assurance experts (gathered in a common ECSS WG created in 2019)

- ECSS WG convenor and book captain for ECSS-E-ST-20-40 (Agustin Fernandez Leon TEC-E)
- book captain for ECSS-Q-ST-60-03 (Isabelle Conway TEC-QQS)

Timeline: ECSS ST and HB for ASIC and FPGA



Timeline: NEW ECSS Stds for ASIC, FPGA and IP Core

Aug 2017	- preliminary list of 28 change requests proposed by ESA Microelectronics Section		
Apr 2018	 42 change requests proposed by 11 ASIC/FPGA experts from European companies and institutes (including TAS, ADS, RUAG, Arquimea, Cobham Gaisler, TESAT, IMEC, CNES) at a dedicated meeting at ESTEC 		
Oct 2019	 New ECSS-E-ST-20-40 & Q-60-03C WG kick-off: 10 members, 37 experts (TAS, ADS, OHB, GMV, TESAT, Cobham Gaisler, BSC, Ariane, RAL, CNES, DLR and ESA) 		
After	2 years and 10 months, a world pandemic and >55 meetings		
Aug 2022	- ECSS-E-ST-20-40 & Q-ST-60-03C in Public Review between Aug 23rd -> Jan 2023		
Oct 2023	 11th Oct 2023: publication of new standards after WG processed 318 requests for changes ECSS-E-ST-20-40 ASIC, FPGA and IP Core engineering ECSS-Q-ST-60-03C Rev.1 ASIC, FPGA and IP Core product assurance 		

→ THE EUROPEAN SPACE AGENCY

||

The "old" ECSS-Q-ST-60-02C had Engineering and PA requirements

% !!

Table of contents

Change log	3	
Introduction		
1 Scope	.8	
2 Normative references	9	
3 Terms, definitions and abbreviated terms	10	
4 ASIC and FPGA programme management	15	00
5 ASIC and FPGA engineering	17	85
6 Quality assurance system	37	
7 Development documentation	40	
8 Deliverables	.46	
Annexes A-J (normative) – DRDs	47-61	
Bibliography	.62	



*



10

The "old" ECSS-Q-ST-60-02C had Engineering and PA requirements







______ ➡__ ▋ ▋ 🔚 ____ ▋ ▋ ▋ ____ ▋ ▋ ____ ■ 🔯 🛌 ▋ 🗮 👫 ▋ 🖬 🚛 🙀 → THE EUROPEAN SPACE AGENCY

The "old" ECSS-Q-ST-60-02C had Engineering and PA



15% is product / quality assurance , dependability *But with many simple references to other Q-branch stds – New Q-60-03 has expanded such requirements for clarity and coherence with Q-branch ECSSes

4 ASIC and FPGA programme management	15
4.1 General	15
4.1.1 Introduction	15
4.1.2 Organization	15
4.1.3 Planning	15
4.2 ASIC and FPGA control plan	
4.3 Management planning tools	16
4.3.1 ASIC and FPGA development plan	16
4.3.2 Verification plan	16
4.3.3 Design validation plan	16
4.4 Experience summary report	16

Quality assurance system	
6.1 General	
6.2 Review meetings	
6.3 Risk assessment and risk management	



*

→ THE EUROPEAN SPACE AGENCY

new standards : first chapters



ECSS-E-ST-20-40C (2023)

Change log

Introduction

- 1 Scope
- 2 Normative references
- 3 Terms, definitions and abbreviated terms
 - 3.1 Terms from other standards
 - 3.2 Terms specific to the present standard
 - 3.3 Abbreviated terms
 - 3.4 Conventions
 - 3.4.1 Names of DEVICE development phases and reviews
 - 3.4.2 Companies involved in the DEVICE development
 - 3.4.3 Types of DEVICEs and requirements tailoring tag notation
 - 3.5 Nomenclature
- 4 Principles
 - 4.1 DEVICE development
 - 4.2 Verification methods

ECSS-Q-ST-60-03C (2023)

Change log

- 1 Scope
- 2 Normative references
- 3 Terms, definitions and abbreviated terms
 - 3.1 Terms from other standards
 - 3.2 Terms specific to the present standard
 - 3.3 Abbreviated terms
 - 3.4 Conventions
 - 3.4.1 Names of DEVICE development phases and reviews
 - 3.5 Nomenclature
- 4 ASIC, FPGA and IP Core product assurance principles
 - 4.1 Overview
 - 4.2 Organization of this Standard
 - 4.3 Tailoring

These chapters DO NOT contain requirements

new standards separate Engineering and PA requirements esa

ECSS-E-ST-20-40C (2023)

5 DEVICE engineering

- 5.1 General requirements
- 5.2 DEVICE Definition Phase
- 5.3 DEVICE Architecture Definition Phase
- 5.4 DEVICE Design and Verification Phase
- 5.5 DEVICE Detailed Design Phase
- 5.6 DEVICE Layout Phase
- 5.7 DEVICE Implementation Phase
- 5.8 DEVICE Validation, Qualification and
 - Acceptance Phase

6 Pre-tailoring according to DEVICE criticality and type

+ 12 Annexes (9 DRDs)

ECSS-Q-ST-60-03C (2023)

- 5 Product Assurance programme implementation
 - 5.1 Organization and responsibility
 - 5.2 DEVICE product assurance programme management
 - 5.3 Risk management and critical item control
 - 5.4 Supplier selection and control
 - 5.5 Tools and supporting environment

6 DEVICE Process Assurance

- 6.1 DEVICE development lifecycle
- 6.2 Requirements applicable to all DEVICE engineering processes/phases
- 6.3 Requirements applicable to individual DEVICE engineering processes and activities
- 6.4 Process Assessment and improvement
- 7 DEVICE product quality assurance
 - 7.1 Product quality objectives and metrication
 - 7.2 IP Core or DEVICES intended for Reuse
- 8 DEVICE Configuration Management
 - 8.1 DEVICE Configuration Management planning and control
 - 8.2 Configuration Management implementation
 - 8.3 Configuration Control
- 9 Tailoring by DEVICE criticality

+ 5 Annexes (3 DRDs)

Engineering and Product Assurance separation similar to

"ECSS-E-ST-40 SW engineering" and "ECSS-Q-ST-80 SW PA", compliant to ECSS-Q-ST-10/20/30 Product assurance

E-ST-20-40 Annexes (when "normative", they contain requirements too!)





Annex L (informative) Equivalence of phase and milestone terminology of ECSS-M-ST-10 and ECSS-E-ST-20-40

15







- higher clarity, simplicity
- **better and new definitions** of terms used in the context of this standard. Some definitions eliminated (not used)
- consistent terminology, also wrt the new Software ECSS-E-ST-40 / Q-ST-80 stds, and clarifying terminology differences between M/Q/Product Assurance stds and terminology choices in E-ST-20-40/ECSS-Q-ST-60-03
- More examples and clarifications provided through many more "NOTES"
- Minimize dispersion of requirements between main chapters and normative annexes (DRD = Document Requirements Definition)
- Minimize redundancies (particularly inside each std, E and Q, but also between them).
- Separation of engineering (now in E-ST-20-40C) versus product assurance requirements (now in Q-ST-60-03C)



E-ST-20-40:

- The main chapter structure of old ECSS-Q-ST-60-02C chapter 5 was maintained.
- Most requirements (directly linked to main key documents like Specs, Plans and Reports) are found in the DRD annexes, but there are in main chapters. This is why the main chapters are now much shorter!
- The pre-tailoring table in chapter 6 lists ALL requirements (both from DRDs and from main chapters).

Q-ST-60-03C:

 Chapter structure based on Q-ST-80 (co-engineering with E-ST-40) to ensure coengineering with ECSS-E-ST-20-40, and with additional chapter for "Configuration Management"

NOTE: Q-ST-60-03C includes Annex E with one table that provides traceability from requirements in new Q-ST-60-03C (2023) to "old" Q-ST-60-02C (2008). A same table listing all "expected outputs" from both stds is included in both stds.



E-ST-20-40:

- All chapters and requirements of old ECSS-Q-ST-60-02C chapter 5 taken as starting point, reviewed item by item, improving many requirements, adding many new ones, eliminating the ones superseded by new ones,
- having as reference a global "generic development flow" that admits variations, different types and criticalities of DEVICES
- all requests for changes gathered from industry and ESA experts implemented.

Q-ST-60-03C:

 All PA requirements from ECSS-Q-ST-60-02 were moved to Q-ST-60-03 (section 4, 6, and all clauses referring to ECSS-Q-ST-10/20/30). All Configuration Management requirements from ECSS-Q-ST-60-02 were also moved. A splinter sub-WG created to draft it.

NOTE: There are some content overlaps between the E-ST-20-40 and Q-ST-60-03C stds, as sometimes the borderline is blurry... similar things are being requested with different names, as Q-ST-60-03C strictly adheres to other Q and M standards and their terminology while E-ST-20-40 uses widely accepted DEVICE engineers' terminology – thereby Annex L in E-ST-20-40 to help understand some terminology equivalences



• What has not changed (since old ECSS-Q-ST-60-02C) in ECSS-Q-ST-60-03C

•ECSS-Q-ST-60-03C fully respects ECSS-Q-ST-60-02C compliance to **ECSS-Q-ST-10** (Product Assurance Management), **ECSS-Q-ST-20** (Quality Assurance), **ECSS-Q-ST-30** (Dependability), **ECSS-M-ST-10** (Project Planning and Implementation) and **ECSS-M-ST-40** (Configuration and Information Management)

•ECSS Q-ST-60-03 has explicitly adapted all above ECSS requirements to ECSS-E-ST-20-40 workflow phases and reviews

NOTE: training for existing ECSSes (as listed on this slide and the following one) is organised by the ECSS Secretariat. Information can be found on the ECSS Website.

ECSS-Q-ST-60-03C : some content highlights

esa

- NEW requirements (wrt old ECSS-Q-ST-60-02C) in ECSS-Q-ST-60-03C cover:
 - <u>Tailoring by criticality</u> (in line with ECSS-Q-ST-30/40), i.e. in line with <u>severity of the consequence of</u> <u>DEVICE failure</u>
 - Alignment to phases and reviews defined in ECCS-E-ST-20-40
 - Alignment to verification and validation activities defined in ECSS-E-ST-20-40
 - <u>Security Assurance</u>
 - <u>Reuse</u>: engineering, verification, legal (licence, IPR) requirements
 - Definition of deactivated and unreachable DEVICE functions
 - Definition of <u>Metrication programme</u> requirements
 - <u>IVV</u> Independent Verification Validation by Third Party (for criticality A DEVICES)
 - ECSS qualification status assessment and maintenance, in line with ECSS-M-ST-10 and ECSS-Q-ST-20
 - Processes assessment and improvement
 - <u>Risk Management (in line with ECSS-M-ST-80)</u>
 - <u>Safety</u> (in line with ECSS-Q-ST-40)
 - Non Conformance Control System (in line with ECSS-Q-ST-10-09)



FOCUS of the presentation from now on

The DEVICE <u>Engineering</u> standard ECSS-E-ST-20-40C



Major differences between ECSS-E-ST-20-40C and Q-ST-60-02C engineering chapter 5 – (1/2)



- New term definitions: "software", "building block", "DEVICE", "DEVICE database", "DEVICE model", "FPGA Programming Tests", "processing unit", "Production or Manufacturing Tests", "synthesis tool", "system requirements", "validation", "verification", "verification methods"...34 terms (old one: 23) and others improved (e.g. "IP Cores") or eliminated (were not used)
- 2. Many **NOTES** added with more **examples and clarifications**
- 3. Most requirements are now "first level" (can be tailored individually). Only a few "level 2" sub-lists
- 4. Tags indicating the applicability of each requirement to the four DEVICE types: [D-ASIC, A-ASIC, FPGA, IP]
- 5. "General Requirements" covering:
 - **Tailoring** according to **DEVICE type** and **DEVICE criticality** (a single table in chapter 6 for both tailorings)
 - > This table can be transformed in a "csv" or "XLSX" file to easily pre-tailor each specific case
 - DEVICE engineering development flow "generic" and "variations" in an informative annex with diagrams
 - Phase Reviews share a common set of general requirements

Major differences between ECSS-E-ST-20-40C and old Q-ST-60-02C engineering chapter 5 (2/2)



- 6. Improved and more **development flow figures** (in fig. 5-1 and figures in Annex J)
- 7. New phase and review names more self explanatory (in line with DEVICE engineer community jargon), deviating sometimes from "system/equipment" milestones or document names as per ECSS-M-ST-10 (new Annex L added to explain the names equivalence)
- New phase added between "DPR" (for "DEVICE Definition Phase Review", called "SRR" in old std) and "DVR" (for DEVICE Design and Verification Phase Review, called "PDR" in old std): DEVICE Architecture Definition Phase, with its own review called "ADR" (for DEVICE Architecture Definition Phase Review)
- **9.** New review at the end of the DEVICE Implementation Phase to ensure readiness of all docs, HW and SW to initiate the DEVICE Validation, Qualification and Acceptance Phase. This review is abbreviated as "IPR"
- **10. New requirements** added and many old ones improved for:
 - DEVICES that contain "processing units" (which will use SW to operate) to ensure better HW-SW co-engineering
 - II. development and re-use of "IP Cores" and "building-blocks"
 - III. development of mixed-signal ASICs / analogue IPs

ECSS-E-ST-20-40C : terms, definitions, conventions

eesa

Application Specific Integrated Circuit block diagram **Building Block** cell cell library code data sheet design for test design iteration DEVICE

DEVICE Database **DEVICE** development flow **DEVICE** model **DEVICE** technology fault coverage Field Programmable Gate Array floorplan **FPGA** Programming Test HDL model **IP Core** macrocell

netlist phase processing unit **Production Test** prototype redesign software stimuli synthesis tool system requirement Validation Verification

ECSS standards for developing "DEVICEs"

3.2 Terms specific to the present standard

3.2.10 DEVICE

integrated circuit or an IP Core

- NOTE 1 A DEVICE can be a digital, analogue or mixedsignal ASIC, a programmed FPGA, a blank FPGA, a microprocessor, and a model of an IC function that is conceived for reuse as an IP Core.
- NOTE 2 A DEVICE can also be a group of dice or chiplets interconnected and integrated inside a single package, such as a system-in-package or a multichip-module.









"IP Cores" – a tricky concept to understand...

"IP Core" definition is included in the new standard ECSS-E-ST-20-40:

3.2.20 IP Core

integrated circuit design element that implements a self-standing function or group of functions for which ownership rights exist and is developed for reuse and released with comprehensive verification, validation and <u>documentation</u>

- NOTE 1 IP core can be acquired by a customer, for a given price and under an owner-defined license agreement specifying the customer's acquired rights.
- NOTE 2 IP core can be supplied as an HDL model, as a synthesizable VHDL code or gate-level netlist, and with the essential complementary documentation that allows the customer to successfully integrate and use it in a system for example User's Manual and verification files. From this point of view, it can be seen as a semifinished product.
- NOTE 3 IP Cores can be analogue functions provided by DEVICE technology providers as macrocells.
- NOTE 4 In contrast with Building Blocks, IP Cores have gone through comprehensive verification, validation and documentation intended for reuse of third parties.
- NOTE 5 IP Cores sometimes are referred as hard IPs if they are already placed and routed for one specific IC technology. For example, a macrocell already pre-diffused inside an FPGA or an already layouted function that is included in an ASIC, or a netlist that cannot be modified and is treated as a <u>black-box</u>.
- NOTE 6 An IP Core can be composed by combination of different IP Cores.

Textual or graphical MODEL of an integrated circuit

 \supset

"**building block**", similar BUT different to "IP Core", also defined in the standard:

3.2.3 Building Block

reusable IC design element that implements a self-standing function or group of functions for which ownership rights exist and that has been developed in the context of a specific IC project or technology, without the intention to be shared with third parties for its reuse in other IC projects

NOTE For example, an HDL model such as synthesizable VHDL code, or gate-level netlist, or an analogue function.

→ THE EUROPEAN SPACE AGENCY

SW-HW co-engineering in DEVICEs embedding "processing units"

3.2.28 software

set of instructions and data executed on a processing unit

- NOTE 1 A processing unit can be hardware, for example a processor chip, or software, for example a virtual machine or an interpreter.
- NOTE 2 Some processing units only require data, for example configuration of state machines or configuration data of a neural network.
- NOTE 3 Files using Hardware Description Languages (VHDL, Verilog, System-C) used to model ASICs or bit stream files used to program FPGAs are not software.



This definition was discussed and agreed with ECSS-E-ST-40 Software Engineering standard WG !!

SW-HW co-engineering in DEVICEs embedding "processing units"

3.2.24 processing unit

function which is defined to execute software

- NOTE 1 The term covers hardware functions such as general purpose processing cores, and more specialized Graphical Processing Unit (GPU), Vision Processing Unit (VPU), Tensor Processing Unit (TPU), Neural Processing Unit (NPU), Physics Processing Unit (PPU), Digital Signal Processor (DSP), or Image Signal Processor (ISP).
- NOTE 2 In the context of SW engineering, it also covers software processing units such as interpreters, emulators and virtual machines.



This definition was discussed and agreed with ECSS-E-ST-40 Software Engineering standard WG !!



FPGAs are NOT firmware!

FPGAs are hardware that can use firmware to be programmed

Firmware is a term originally created for <u>computer's software</u> which was stored in nonvolatile memory devices (making it "firmer").

Today these type of memories can be stand- alone devices or be embedded inside larger devices, and they can store different things. For example, but not only:

- "**software**" used by "processing units" inside other devices (this is OK to be called "firmware")
- "**bit streams**" to program FPGAs (please do not call this "firmware" as it is not "computer's SW stored in memory")
- "data" containing various types of info (satellite payload instruments measurements, satellite telemetry, etc.). This should not be called firmware either

In ECSS-E-ST-20-40C (2023):

3.1 Terms from other standards

NOTE The old term *firmware* is defined in ECSS-S-ST-00-01C, and it is not used in the context of ECSS-E-ST-20-40 because with the emergence of new technologies it is now ambiguous and unnecessary. It is important not to confuse terms like *FPGA*, *FPGA* programming file or *FPGA* programming bit stream with firmware.

In ECSS-S-ST-00-01 Rev.1 (2023):

2.3.94 firmware

hardware that contains a computer program or data that cannot be changed in its user **environment**

> NOTE The computer program and data contained in firmware are classified as software; the circuitry containing the computer program and data is classified as hardware.

____ ➡━ -┫━ ▋▋ 🔚 ____ ▋▋ ■■ == #₩ ____ Ø■ ▶━ ▋▋ 💥 ▋■ 🛨 == ■■ 🏧 🗰 🗰 → THE EUROPEAN SPACE AGENCY

ECSS-E-ST-20-40C : principles and conventions







Four main DEVICE types (tags next to each requirement indicate applicability as explained in chapter *3.4 Conventions* of ECSS-E-ST-20-40):

- **D-ASIC**: applicable to fully digital ASICs, or the digital part of mixed-signal ASICs
- A-ASIC: applicable to fully analogue ASICs, or the analogue part of mixed-signal ASICs
- **FPGA**: applicable to FPGAs
- IP: applicable to digital or analogue IP Cores

Tag examples: [D-ASIC, A-ASIC, FPGA, IP] = [ALL], [D-ASIC, A-ASIC, FPGA, --], [--, A-ASIC, --, --], etc.

Analogue / MS DEVICE developments

 $\begin{array}{c} 187 \\ 198 \\$



- Several new requirements on:
 - tailored development flow variations (phases/reviews merging, parallel flows of individual modules, additional intermediate reviews, iterations if appropriate and agreed with customer) at the beginning
 - **interaction between digital and analogue design teams** (outputs/inputs exchanged, scheduled milestones for those exchanges)
 - subcontracted design work to third parties, their design methodology and compliance to the ECSS standards
 - development and use of Analogue IP Cores
- Several "old" requirements specific to A/MS ASICs were revised and improved by WG analogue experts in dedicated WG meetings



→ THE EUROPEAN SPACE AGENCY

SW-HW co-engineering in DEVICEs embedding "processing units" \$I \$D \$I \$D Core

- There were no requirements specific to HW-SW co-engineering in the "old" std
- Definition of "software" and "processing unit" added
- Improvements to definitions of "IP Cores" and "building block" that can help to the better design and integration of "processing units" used inside the DEVICE
- Several new requirements for the **interaction between HW and SW design teams** (outputs/inputs exchanged, schedule of related milestones)



CPU

L2 cache

\$I \$D \$I \$D

controllers controllers

Memory

Memory

Core

Link

CPU

\$I \$D \$I \$D

L2 cache Core

\$I \$D \$I \$D

Core

Core

Memon

Core

Link

controllers


In E-ST-20-40: in several phases, 20 specific requirements for development and/or reuse of IP Cores

- Requirements (from systems requirements) to use certain IP Cores?
- Identification of IP Core developments as a "sub-product" of a DEVICE development, including target technologies
- Feasibility and risk assessment of IP Core development (plans) and/or reuse (existing docs + database) to decide on additional verification and/or validation (also assessed at Architectural Definition Phase); limits in use and distribution due to legal/patent status
- IP Core design modifications impact in Development, Verification and Validation Plans, and Feasibility and Risk
- IP Core configuration used?
- Integration approach of IP Cores up to top level
- IP Cores netlist generation specific constraints and deviations from IP vendor recommendations
- Specific verification and validation strategies for IP Cores
- Experience Summary Report: any lessons learned about reused IP Cores relevant for future usage?



In Q-ST-60-03:

- 6.2.3 Reuse of existing DEVICEs
 - reuse category according to "heritage" as per ECSS-E-ST-10-02 Table 5-1,
 - DEVICE Reuse File (DRD Annex C) to compile all reuse aspects / info
- 7.2 IP Core or DEVICEs intended for Reuse
 - self-contained info,
 - portability and verification/validation in all intended technologies,
 - configuration management,
 - certificate of conformance





5.1.2 Tailoring according to DEVICE type and DEVICE criticality

5.1.3 DEVICE engineering development flow

5.1.4 Phase Reviews

5.1.5 DEVICE Verification Control Document



General requirements



5.1.2 Tailoring according to DEVICE type and DEVICE criticality

ECSS-E-ST-20-40_1580001

 Criticality category of the DEVICE under development shall be discussed and agreed with the customer. [ALL]

ECSS-E-ST-20-40_1580002

b. Customer and supplier shall define the final tailoring of the requirements of ECSS-E-ST-20-40 according to the type of DEVICE and according to its criticality category in compliance with clause 6. [ALL]



As explained in chapter 6.1

ONLY 2 main DEVICE criticality categories (based on criticality categories defined in ECSS-Q-ST-30 Dependability clause 5.4, also used in ECSS-Q-ST-80 Software PA):

- A or B or C criticality (respectively, "catastrophic", "loss of mission" or "major effects") -> all requirements apply! No pre-tailored waivers.
- D criticality ("minor effects") -> some requirements are waived or made lighter (e.g. less or no documentation requested)

Pre-tailoring table in 6.2 chapter



The same table indicates tailoring per DEVICE **type** and **criticality**, and if it is a **conditional requirement**

Approximately **14%** of all requirements are waived or relaxed for category **D** DEVICES ("minor" impact to the mission where DEVICE will fly, and all "R&D developments")

ECSS Source ID	Requirement main text Requirement NOTES		Digital ASIC	Analog ASIC	FPGA	IP Core	if CRITICALITY Category D	Conditional requirement
			-					
5.2.4c	Modified IP Cores shall be treated as Building Blocks that undergo full verification and validation. [ALL]		yes	yes	yes	yes	yes	
5.2.5	Preliminary DEVICE Support and Maintenance Plan							
5.2.5a	If agreed between supplier and customer a preliminary DEVICE Support and Maintenance Plan shall be produced by the supplier in compliance with DRD from Annex E. [ALL]		yes	yes	yes	yes	yes	yes
5.2.6	Feasibility and Risk Assessment							
5.2.6a	The supplier shall perform a feasibility and risk assessment of the development of the DEVICE and document it in the DEVICE Feasibility and Risk Assessment Report in compliance with DRD in Annex F. [ALL]		yes	yes	yes	yes	yes	
5.6.2b	Floorplan of the DEVICE shall be finalised. [D- ASIC, A-ASIC, FPGA,]		yes	yes	yes	no	partial (no report required)	
5.6.2c	The core and I/O-pad power distribution shall be generated. [D-ASIC, A-ASIC,,]		yes	yes	no	no	yes	
5.6.2d	Test pads, if needed, shall be generated. [D-ASIC, A-ASIC,,]		yes	yes	no	no	partial (no report required)	yes
A.2.1<8>	A.2.1<8> Power							
A.2.1<8>a	The DRS shall specify the power consumption requirements. [D-ASIC, A-ASIC, FPGA,]		yes	yes	yes	no	yes	



TOTAL NUMBER OF REQUIREMENTS

302

D-ASIC	A-ASIC	FPGA	IP Core			
x	x	V	v	238		
	^	^	X X		x x (799	
	x			3		
X		Х	X	7		
X	х			16		
x	Х	Х		23		

36 (12%) "conditional" requirements (start with "**If**" ...)

42 (14%) requirements for "low criticality" DEVICE (Cat. D) that are waived or relaxed (none or less reporting required)

💳 💶 📲 🚍 💳 🛶 🛛 🖉 🔚 📰 📰 📲 🚍 🛶 🚳 🍉 📲 🚼 💶 📾 🔤 🛶 🔹 🖬

Number of requirements in both **E** and **Q** standards



	E-ST-20-40C	Q-ST-60-03C
Total number of requirements	302	162
waived/relaxed requirements due to lower CRITICALITY Category (lower than Cat. A)	42 (Cat. D)	38 (Cat. D), 8 (C), 7 (B)
Conditional requirements	36	2

💻 🔜 📲 🚍 🔤 🛶 📲 🔚 🔚 🔜 📲 🚍 🛻 🚳 🍉 📲 🚟 💶 🗰 🖬 🖛 🛊 🔸 🗰 🖛

Number of requirements – old vs new standards



	old Q-ST-60-02C (2008)	E-ST-20-40C (2023)	Q-ST-60-03C (2023)	
Total number of requirements	333 (57 were PA/QA)	302	162	
waived/relaxed requirements due to lower CRICALITY Category	0	42 (Cat. D)	38 (Cat. D), 8 (C), 7 (B)	
Conditional requirements	0	36	2	







The new ECSS-E-ST-20-40C standard defines a "generic development flow" which is also the milestone's <u>backbone</u> reference used by its complementary and also new ECSS-Q-ST-60-03C.

The flow is basically the same as the one defined in the old ECSS-Q-ST-60-02C, but with a few important differences:

- New names for Phases and Reviews (we will all have to get used to the new acronyms ③, a simple table to help with that follows...)
- One new Phase added, two new Reviews added

Different names of phases and reviews





 $\mathbf{*}$

Main differences wrt Phases and Reviews



What	Why
Names of phases and reviews include the words: "DEVICE", "Phase"	to ensure they are not mistaken with reviews of "equipment/units/systems"
Acronyms of reviews are new (except "DDR"), based on the actual names of the DEVICE development phases	to avoid these "DEVICE reviews" can get confused with other "equipment/units/systems reviews"
Acronyms of reviews use a subset of the initials of the phase review words, not all initials	to avoid too long acronyms (most are 3 letters)
One new phase (and its review) added between "D Definition P" and "D Design and Verification P": "DEVICE Architecture Definition Phase"	to define the architecture of the DEVICE main functional blocks, hierarchies and dependencies of these blocks, their interfaces and interconnections. To facilitate the modular and detailed design of all blocks and their integration in the following phases. Its review will cover the DEVICE Requirements Spec (final), Architecture Definition Report, updated Verification and Validation Plans.
DEVICE Implementation Phase Review added	To review all ASIC/FPGA implementation reports and validation test plans (final) before initiating the final D Val, Qual and Acceptance P

*

+

New development flow figures





Phases, reviews, expected outputs



Generic development flow



51

💻 🔜 📲 🚍 🔤 🛶 📲 🔚 🔄 🔜 📲 🔜 📲 🔜 👞 🚳 🍉 📲 🚼 📰 📾 📾 🏣 🛊 → THE EUROPEAN SPACE AGENCY

Annex J – Generic development flow variations





General requirements





General requirements



DEVICE Definition Phase review the supplier shall provide for omer approval an initial DEVICE VCD, in compliance with ECSS-E- 0-02 Annex B VDC DRD, including [ALL] the DEVICE requirements with the combination of the selected verification and validation methods for the different verification and validation levels at the applicable development phases and the applicable verification stages. The traceability between DEVICE requirements and System requirements in compliance with ECSS-E-ST-10-06 clause 8.2.3.
NOTE 3 Some verification and validation information can be found in ECSS-E-ST-20-40 reports and used to populate parts of the VCD. These reports are Design Verification Report, Netlist Verification Report, Layout Verification Report, ASIC Production Test Report, FPGA
ASIC Production Test Report, Programming Test Report, DEVICE Validation Report and Radiation Test Report. NOTE 4 References to relevant sections of the DVerP, DValP, or reports, waivers, RFD, NCR, NRB or customer closeout reports can be added to VCD to demonstrate compliance with the requirements.

Walk through the generic flow...

Generic development flow



phases, reviews and outputs (1/5)



phases, reviews and outputs (2/5)



phases, reviews and outputs (3/5)





*

phases, reviews and outputs (4/5)



phases, reviews and outputs (5/5)





💻 🔜 📲 🚍 💳 🛶 📲 🔚 🔚 🔚 🔚 🔚 🚍 👬 🔤 🛶 🔯 🍉 📲 👯 🚼 🛨 🔤 📾 🕍 🔸 THE EUROPEAN SPACE AGENCY

Name differences of phases, reviews and outputs (1/3)



ECSS-Q-ST-60-02C (2008)			ECSS-E-ST-20-40C (2022)			
phases	reviews	outputs	outputs	reviews	phases	
Definition phase	System Requirements Review (SRR)	1. ASIC and FPGA requirements	 a) DEVICE Requirements Specification (DRS) b) DEVICE Feasibility and Risk Assessment Report (DFRAR) c) DEVICE Development Plan (DDP) d) DEVICE Verification Plan (DVeP) (preliminary) e) DEVICE Validation Plan (DVaP) (preliminary) f) DEVICE Verification Control Document (VCD) g) DEVICE Support and Maintenance Plan (DSMP) (preliminary) 	DEVICE Definition Phase Review (DPR)	DEVICE Definition Phase	
Andritestum	Preliminary	a. Architecture definition report; b. Verification plan; c. Architecture verification and optimization report;	 a) DEVICE Architecture Definition Report b) DRS (final) c) DVeP (update) d) DVaP (update) e) DFRAR (update) f) VCD (update) 	DEVICE Architecture Definition Phase Review (ADR)	DEVICE Architecture Defi Phase	
Architectural design	Design Review (PDR)d. Preliminary data sheet; e. Design database, containing: 1. Simulation models; 2. Verification results; f. MoM of PDR.	e. Design database, containing: 1. Simulation models; 2. Verification results;	 a) DVeP (final) b) DEVICE Design Report c) DEVICE Design Verification Report d) DEVICE Data Sheet (DS) (preliminary) e) DEVICE database f) DFRAR (update) g) VCD (update) 	DEVICE Design and Verification Phase Review (DVR)	DEVICE Design and Verifi Phase	

Name differences of phases, reviews and outputs (2/3)



 ECSS-Q-ST-60-02C (2008)			ECSS-E-ST-20-40C (2022)			
phases	reviews	outputs	outputs	reviews	phases	
Detailed design	design Detailed Design Review (DDR) A a. Design entry report; b. Netlist generation report; c. Netlist verification report; d. Updated data sheet with pin-out; e. Updated design database, containing: 1. Pre-layout netlist; 2. Constraints for layout (i.e. floorplan and constraints for timing driven layout) as defined in the ADP; 3. Test vectors for production test; f. MoM of DDR.		 a) Netlist Generation Report b) Netlist Verification Report c) DEVICE Data Sheet (update) d) DEVICE Database (update) e) VCD (update) f) DFRAR (update) 	DEVICE Detailed Design Phase Review (DDR)	DEVICE Detailed Design Phase	
Layout	Critical Design Review (CDR)	 d. Updated data sheet; e. Updated design database, containing: Post-layout netlist in the agreed format depending on the targeted technological approach (GDS II, FPGA P&R files or 	 a) Layout Generation Report b) Layout Verification Report c) DVaP (update) d) DEVICE Radiation Test Plan e) DEVICE Data Sheet (update) f) ESCC Detail Specification (preliminary) g) DEVICE database (update) h) VCD (update) i) DFRAR (update) 	DEVICE Layout Phase Review (LPR)	DEVICE Layout Phase	

Name differences of phases, reviews and outputs (3/3)



ECSS-Q-ST-60-02C (2008)phasesreviewsoutputs		ECSS-E-ST-20-40C (2022)			
		outputs	outputs	reviews	phases
Prototype implementation	n/a	 a. Agreed number of tested devices (ASICs or FPGAs); b. Production test results and reports; [not applicable for FPGA designs]; c. Burn-in or any other production test results, specifications and patterns. 	 a) DVaP (final) b) DEVICE Radiation Test Plan (final) c) ASIC Production Test Report or d) FPGA Programming Tests Report e) DEVICE Data Sheet (update) f) DEVICE Detail Specification (update) g) DEVICE database (update) h) VCD (update) i) DFRAR (update) j) Tested DEVICEs 	DEVICE Implementation Phase Review (IPR)	DEVICE Implementation Phase
Design validation and release	Qualification snf Acceptance Review (QAR)	 a. Validation report; b. Radiation test report (if applicable); c. Release report; d. Experience summary report; e. Final data sheet; f. Final detail specification; g. Application note; h. MoM of QR/AR; i. Validation breadboard; j. Burn-in or screening test boards for FM parts. 	 a) DEVICE Validation Report b) DEVICE Radiation Test Report c) Experience Summary Report d) DEVICE Data Sheet (final) e) ESCC Detail Specification (final) f) DEVICE User Manual g) VCD (final) h) DFRAR (final) i) DSMP (final) j) DEVICE Database (final) k) Validation tests HW and SW l) Tested and validated DEVICEs 	DEVICE Validation, Qualification and Acceptance Phase Review (VQAR)	DEVICE Validation, Qualification and Acceptance Phase

Equipment/Systems vs DEVICEs development life cycles



- 1 How do DEVICE development milestones align in time with the development milestones of the system(s) where the DEVICE will be used? -> no predefined alignment
- 2 Is the **milestone terminology** the same for DEVICE and for equipment/system developments? -> NO

phase and milestone names of ECSS-E-ST-20-40 are unique, only for DEVICE (ASIC, FPGA, IP Cores) developments





→ THE EUROPEAN SPACE AGENCY

eesa

phase and milestone terminology of ECSS-M-ST-10 (systems, subsystems development) is different than that used in ECSS-E-ST-20-40





ΓΙΜΕ

66

Annex L: Equivalence of phase and milestone terminology of ECSS-M-ST-10 (systems, sub-systems) and ECSS-E-ST-20-40 (DEVICES)



equipment (ECSS-M-ST-10) vs DEVICEs (ECSS-E-ST-20-40) development life cycles: no pre-defined standardized alignment!



→ THE EUROPEAN SPACE AGENCY

cesa

equipment vs DEVICEs development life cycles: no pre-defined alignment!





equipment vs DEVICEs development life cycles: **no pre-defined alignment**!





equipment vs DEVICEs development life cycles: **no pre-defined alignment**!





Applying the standards and some challenges (1/2)

- 2 standards to be applied in parallel: E-ST-20-40C Engineering and Q-ST-60-03 Product Assurance requirements and expected outputs (one same flow and set of reviews for both E and Q standards)
- E-ST-20-40C Engineering std is <u>the backbone</u>, PA complements and successful compliance to both results in acceptance of "ECSS-qualified" DEVICE by customer
- ESA Microelectronics section (TEC-EDM) experts will supervise ASIC, FPGA and IP Core developments for ESA projects and R&D activities for an optimal application and tailoring of the ECSS-ST-20-40 Engineering standard in each specific development case. And coordinated and collaborating with them, ESA Quality, Dependability and PA support division experts will ensure the correct application and tailoring of ECSS-Q-ST-60-03.

Applying the standards and some challenges (2/2)

- eesa
- We all will learn to optimize tailoring (in addition to the pre-tailoring already contained in the standards):
 - For each specific DEVICE type case (perhaps new Handbooks will follow to guide with pre-tailored flows for popular DEVICE type development cases: A-ASIC, SRAM and Flash and OTP FPGAs, etc.)
 - Depending on DEVICE criticality and project resources. For example, pure "R&D DEVICE" developments
 may apply only the E-20-40 std, while high criticality DEVICES to be flown in ESA missions will be developed
 applying both E and Q stds.
 - Coordination and collaboration between DEVICE engineers (designers) and PA engineers from both, the customer (ESA, Agencies, Primes) and the supplier (ASIC/FPGA/IP Core design companies) sides will be needed when both standards are tailored and applied.
 - To minimize the impact on work and cost due to redundant requirements in the E and Q standards, which were left to comply with higher-level ECSS standards, additional tailoring can be done. This can be achieved by ensuring that activity plans and results that may be required from clauses in both the E and Q standards are documented only once and in a single document agreed upon by the customer and supplier.
- Change Requests to improve these standards can be submitted through the ECSS website pages of each standard (click on "CR" button in the web page of the standard)

📲 🚍 💳 🛶 📲 🔚 📲 🧮 📰 📲 🚍 🛶 🞯 🛌 📲 🗮 🚍 🛥 📾 🎽 👘 🔸 The European space agency

62520Core%2520ECSS%2520Toolbox?aroupId= dcf394aa-9aaf-44d6-8456-fc433299e043&tenantId=9a5cacd0-2bef-4dd7-ac5c-7ebe1f54f49^e

ECSS website

- ECSS-E-ST-20-40C ASIC, FPGA and IP Core engineering (11 October 2023) | European Cooperation for Space Standardization
- ECSS-O-ST-60-03C ASIC, FPGA and IP Core product assurance (11 October 2023) | European Cooperation for Space Standardization
- ECSS-E-HB-20-40A Engineering techniques for radiation effects mitigation in ASICs and FPGAs handbook | European Cooperation for Space Standardization

ESA Microelectronics Development Methodology

ESA - Microelectronics Development Methodology

webpage)

(internal to ESA only) "EMTO" Microsoft ESA365 Team

Where to find the standards, handbook and more

→ THE EUROPEAN SPACE AGENCY

74





ECSS ASTC EPGA and TP Core engineering and produ

Development Methodology



ECSS/ Country Country



CONCLUDING



public info + Q&A webinars/mtgs can be organised on request to explain the new stds, answer questions and help with their adoption, transition from the old to the new stds.

THANKS for your attention, QUESTIONS?

<u>agustin.fernandez-leon[at]esa.int</u> (ECSS-E-ST-20-40 book captain) <u>isabelle.Conway[at]esa.int</u> (ECSS-Q-ST-60-03 book captain)