

# SEFUW: SpaceE FPGA Users Workshop, 1st Edition

## Preliminary Agenda (To be updated at the end of the week)

Presentations and time slots might change (not all presentations are included)

Final titles as well as short Abstracts will be included

Tuesday 6th November	
09:15	<b>Welcome</b> by David Merodio Codinachs (ESA), David Dangla (CNES) Bernard Bancelin (Atmel)
Session 1	European FPGA industry
09:30	<b>ATMEL General presentation</b> Atmel
10:00	<b>Mentor</b>
10:30	<b>ATMEL Current IDS status and results</b> Atmel
11:00 Coffee Break	
11:30	<b>ATMEL Future enhancements</b> Atmel
12:00	<b>Flexras</b>
12:30	<b>NanoXplore</b> Olivier Lepape, NanoXplore
13:00 Lunch Break	
Session 2	Space industry experiences
14:00	<b>CNES: European FPGA products</b> CNES, David Dangla
14:20	<b>Atmel FPGAs at Astrium,</b> Alfonso Gonzalo, EADS Astrium Crisa
14:50	<b>"Example of use of the ATF280 in the Simbio-Sys instrument (BepiColombo)"</b> Vincent Carlier, IAS- Orsay,
15:05	<b>"SVOM mission: ATF280F/AT697F data processing for real-time GRB detection and localization &amp; ATF280E SpaceWire CEA IP recent developments",</b> Hervé Le Provost, CEA
15:30	<b>"ATF280 projects in Thales Alenia Space"</b> Xavier Chebanier, Thales Alenia Space
15:30 Coffee Break	
16:00	<b>IP implementations in FPGAs</b> Mercier Maya, Maya Technologies
Session 3	Tools
16:25	<b>"External Routing for Atmel IDS tool"</b> ESA/Torino, Nikos Andrikos
16:45	<b>"FT-UNSHADES 2"</b> Miguel A. Aguirre, Universidad de Sevilla
17:05	<b>"CAD tools for SEU simulation, test pattern generation and untestability proofs of SEUs in SRAM-FPGA based systems"</b> Luca Cassano, University of Pisa
17:25	<b>General Discussion</b>
17:45 – 18:30	<b>Demos and workshops</b>

<b>Wednesday 7th November</b>	
08:50	Welcome by David Merodio Codinachs (ESA), David Dangla (CNES)
Session 1	Non-European FPGA industry
09:00	<b>Microsemi SoC products</b> (Detailed topics to be included)
10:00	<b>Xilinx FPGA space products, part 1</b> (Detailed topics to be included) Joe Fabula, Xilinx
11:00 Coffee Break	
11:30	<b>Xilinx FPGA space products, part 2</b> (Detailed topics to be included) Joe Fabula, Xilinx
12:00	<b>Panel:</b> "Re-configurability for space"
13:00 Lunch Break	
Session 2	Space industry experiences
14:00	<b>Xilinx at EADS Astrium</b> EADS Astrium, Rajan Bedi
14:30	<b>"Dynamically Reconfigurable Processing Module (DRPM), application on instruments and qualification of FPGA package"</b> Björn Fiethe , IDA-TU Braunschweig
14:50	<b>"DRPM architecture overview"</b> Mario Pormann, University of Bielefeld
15:20	<b>Terma (TBC)</b>
15:50	<b>Microsemi at EADS Astrium</b> Ottmar Ried , EADS Astrium
16:10 Coffee Break	
Session 3	Tools
16:30	<b>"Soft Errors in Partially and dynamically reconfigurable SRAM-based FPGAs"</b> Massimo Violante, Politecnico di Torino
17:00	<b>"Single Event Transient Effects on Microsemi ProASIC Flash-based FPGAs: analysis and possible solutions"</b> Luca Sterpone, Politecnico di Torino
17:30	<b>General discussion</b>
18:00-18:10	<b>Wrap up</b>

**Note to all attendees:** you are encouraged to propose topics to be addressed in the General Discussions parts. Please send an email to [david.merodio.codinachs@esa.int](mailto:david.merodio.codinachs@esa.int) with topics you would like to discuss. (Please include in the Subject of the email "SEFUW general discussion topics").