Power Matters



FPGAs for Space Applications

Ken O'Neill Director of Marketing, Space Products Microsemi SOC Group




- RTSX-SU
- RTAX-S
- Life Test Data for Programming Software
- RTAX-DSP
- RT ProASIC 3
- IP for Space Applications
- Next Generation Space-Flight FPGAs
- New Product Concepts




SEU-Enhanced Flip-Flops

Foundation for RTSX-SU, RTAX-S/SL and RTAX-DSP FPGAs

Standard Flip-flop



SEU-Enhanced Flip-flop



Microsemi Advantage 100% gate availability - no gate loss to TMR implementation Upsets due to single ion strike voted out by the unaffected latches Voting the feedback paths prevents the flip flop from changing state Transparent to user, no special skill or knowledge needed **Voter Gate** Two correct inputs outvote single

incorrect input

Self-corrects asynchronously



© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

Screening Flows for Space-Flight FPGAs

	Screening Process	
Mil-Std 883 Class B	Extended Flow	QML-V / EV Flow
Wafer Sort	Wafer Sort	Wafer Sort
Package Assembly (B flow)	Package Assembly (E flow)	Package Assembly (EV flow)
Bond Pull (Extended Pull Test)	Bond Pull (Extended Pull Test)	Bond Pull (Extended Pull Test)
Internal Visual (Cond. B)	Internal Visual (Cond. A)	Internal Visual (Cond. A)
	Pre-Cap Source Inpsection (Cond. A)	Pre-Cap Source Inpsection (Cond. A)
Serialization	Serialization	Serialization
Temperature Cycling (10 Cycles)	Temperature Cycling (10 Cycles)	Temperature Cycling (50 Cycles)
Constant Acceleration	Constant Acceleration	Constant Acceleration
PIND	PIND	PIND
Seal (Fine/Gross Leak Test)	Seal (Fine/Gross Leak Test)	Seal (Fine/Gross Leak Test)
	X-Ray	X-Ray
Binning Circuit	Binning Circuit	Binning Circuit
Comm Temp Test	Comm Temp Test	Comp Temp Test
	Pre Read and Record +25C (R&R)	Pre Read and Record Tri-Temp (R&R)
Dynamic Burn-in (160 Hrs @125C)	Dynamic Burn-in (240 Hrs @125C)	Dynamic Burn-in (240 Hrs @125C)
Post-BI-Test +25C	Post-BI-Test +25C with R&R	Post-BI-Test Tri-Temp with R&R
	Static Burn-in (144 Hrs @125C)	Static Burn-in (144 Hrs @125C)
	Post-BI Test +25C with R&R	Post-BI Test +25C with R&R
Final Test -55C	Final Test -55C	Final Test -55C with R&R
Final Test +125C	Final Test +125C	Final Test +125C with R&R
	Seal (Fine/Gross Leak Test)	Seal (Fine/Gross Leak Test)
	Speed Grade Test (RTAX only)	Speed Grade Test (RTAX only)
100% QA Electrical +25C	100% QA Electrical +25C	100% QA Electrical +25C
Visual Inspection	Visual Inspection	Visual Inspection
	Lot Acceptance Tests	
Generic Group B	Lot Specific Group B with RGA	Lot Specific Group B with RGA
Generic Group C	Generic Group C	Wafer Lot Specific Group C (2000 Hrs HTOL)
Generic Group D	Generic Group D	Generic Group D
Generic Radiation Total Dose Report	Generic Radiation Total Dose Report	Generic Radiation Total Dose Report
		Lot Specific DPA (per Date Code)



Power Matters





RTSX-SU



RTSX-SU Family


- RTSX-SU Features
 - Designed specifically for Space Applications
 - Up to 2,012 SEU Hardened Flip-Flops eliminate user-designed TMR
 - Single Event Latch-up Immune
 - Supports Hot-Swapping and Cold Sparing
 - Configurable I/O support multiple 5.0V and 3.3V I/O standards
 - Pin Compatible with commercial SX-A devices for easy prototyping
 - Antifuse secure programmable technology
- QML Certified Devices
 - QML Class Q available today
 - Mil Std 883 Class B
 - Microsemi Extended flow
 - "EV" flow available today
 - All process steps of QML-V
 - 300°C bake with sample destructive pull at wire-bond set-up (bimetalic wire bonding)
 - 40-week lead time applies (2000 Hr Group C)

	RTSX32SU	RTSX72SU	
Dedicated Registers	1,080	2,012	
Maximum I/Os	227	360	
Packages	CQFP-84 CQFP-208 CQFP-256 CCLG-256	CQFP-208 CQFP-256 CCLG-624	
Manufacturing Flows	883B E-Flow EV-Flow		



Latest Packaging for RTSX-SU

- 84-pin Ceramic Quad Flat Pack
 - A54SX32A-CQ84, RTSX32SU-CQ84
 - Smaller footprint than 208-CQFP
 - 273 vs 853 mm², 68% saving
 - Lower mass than 208-CQFP
 - 2.2g vs 8.8g, 75% saving



- 256-pin Ceramic Chip-Carrier Land Grid array (CCLG)
 - Integrate programmed and tested FPGAs into Multi-Chip Modules (MCMs)
 - Small package size (17mm x 17mm) fits inside MCM
 - Hermetically sealed, offered with RTSX32SU
 - Uses standard Actel programming hardware


Bond pads on top surface bond FPGA to other components inside MCM



Land grid array underside for testing and programming. Mount on MCM substrate using thermally conductive, electrically nonconductive adhesive



Success in Space – RTSX-SU





Power Matters





RTAX-S/SL Designed for Space



RTAX-S/SL

- Radiation-tolerant FPGA alternative to RH ASICs
 - Ten times larger than previous largest space FPGA
 - Up to 4M system gates approximately 500,000 ASIC gates
 - Designed for space Single Event Upset (SEU) enhancements
 - 0.15µm, 7-layer metal CMOS with Antifuse, manufactured at UMC
 - Embedded block RAM
 - Multiple Flexible I/O standards
 - Live at Power-up (LAPU)
 - Single chip
 - Low power consumption





RTAX-S/SL FPGA Family

	RTAX250S/SL	RTAX1000S/SL	RTAX2000S/SL	RTAX4000S/SL
Dedicated Registers	1,408	6,048	10,752	20,160
I/O Registers	744	1,548	2,052	2,520
Total Modules	4,224	18,144	32,256	60,480
RAM Blocks	12	36	64	120
Total RAM Bits	54K	162K	288K	540K
Max User IO's	248	516	684	840
Packages CQFP CCGA/LGA	208, 352 624	352 624	256, 352 624, 1152	352 1272

Status

QML Class Q and QML Class V Qualified Silicon Now Shipping

- Typical lead times:
 - 18 weeks B-flow, 50 units, CQFP or LGA packaging
 - 24 weeks E-flow, 50 units, CQFP or LGA packaging
 - 40 weeks QML Class V, 20 units, CQFP or LGA packaging (includes 2000 Hr Group C life test)
 - CCGA takes 8 to 10 weeks longer to process for B-flow and E-flow
 - Preparation of export documentation may add additional lead time

\sub Microsemi.

RTAX-SL Low Power Family

- Reduced stand-by current
- New part numbers
 - SMDs have been updated with new part numbers
 - Power calculator available for all families
- Stand-by current spec
 - Reduced by 70% to 80% relative to standard RTAX-S (worst case conditions)
 - For example RTAX2000SL spec is 150mA at 125°C
 - Dynamic current spec is unchanged
 - Device timing is unchanged
- Schedule
 - Open for orders NOW
 - Usual lead times will apply




RTAX-S/SL Radiation Data

- Single-event Latch-up (SEL)
 - Testing performed up to LET 117 MeV-cm²/mg (125°C)
 - No SEL observed; No control logic upset observed
- R-Cell Single-event Upset (SEU)
 - LET_{TH} in excess of 37 MeV-cm²/mg
 - Cross-section < 1E⁻⁹ cm²
 - SEU per R-Cell < 4E⁻¹¹ Errors/bit-day (worst case GEO)
- Memory SEU
 - SEU < 1E⁻¹⁰ upsets/bit-day (worst case GEO)
 - EDAC operational, background scrubbing at 2MHz
- Single-event Transient (SET)
 - High frequency testing analysis reported at Space Forum <u>www.actel.com/asf</u>
- Total Ionizing Dose (TID)
 - Results indicate suitability for vast majority of space missions
 - Stays within parametric limits beyond 200Krads (si)
 - No functional failure up to 300Krads (si)
 - TID performed on each production wafer lot

All reports posted to http://www.actel.com/products/milaero/hireldata.aspx



Complete Development Solutions



🍋 Microsemi.

RTAX-S/SL Qualification, Reliability and Flight Heritage



RTAX-S/SL Reliability and Qualification Status

- QML Class V qualification granted November 2011
 - RTAX4000S/SL qualified
 - RTAX2000S/SL, RTAX1000S/SL, RTAX250S/SL qualified by extension
 - No plans to discontinue QML-Q (B-flow, E-flow) now that QML-V is available
- Aerospace Corporation (AX2000, I-temp)
 - Identical antifuses, processing, programming to RTAX2000S
 - Longest runners > 38,000 hours HTOL
 - > 26 Million device hours accumulated!
 - One time-zero SRAM failure
 - Would have been detected by 883B screening
 - Testing complete, no antifuse anomalies observed
- NASA GSFC (RTAX-S)
 - Testing completed, no anomalies observed
- Microsemi (RTAX-S)
 - Multiple life tests up to 6,000 hours
 - No antifuse failures observed
 - Overall product FIT rate calculated < <u>10 FIT</u> (60% confidence level, EA = 0.7eV)

	Туре	Devices	Dev. Hrs
AX2000	HTOL	277	10,894,309
AX2000	LTOL	272	10,011,479
AX2000	Temp Cycle	182	5,586,874
		Total	26,492,662

	Туре	Devices	Dev. Hrs
RTAX250S	HTOL	82	246,000
RTAX250S	LTOL	82	246,000
RTAX2000S	HTOL	82	246,000
RTAX2000S	LTOL	82	246,000
		Total	984,000



RTAX-S Now in Space!



C Microsemi.

© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

Power Matters 17


RTAX-S Now in Space!



© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

Power Matters 18

Planning to Fly RTAX-S





Life Test History of Programming Software





Overall Accumulation of Life Test Data

- Test data accumulated over many RT FPGA products
 - Customer life tests performed by Microsemi
 - Enhanced Lot Acceptance Testing (ELA)
 - **Product Qualification testing**
- Microsemi recommends using the most recent software version

Silicon Sculptor	Device-	Silicon Sculptor	Device-
Software Version	Hours	Software Version	Hours
V5.22.0	330,608	V4.68.1	561,704
V5.18.1	2,856	V5.6.0	411,056
V5.18.0	96,464	V5.22.0	330,608
V5.14.1	180,080	V5.2.0	249,688
V5.12.1	85,536	V5.14.1	180,080
V5.12.0	22,384	V4.80.0	160,368
V5.10.1	14,000	V5.8.1	109,520
V5.8.1	109,520	V5.18.0	96,464
V5.6.0	411,056	V5.12.1	85,536
V5.4.1	66,848	V4.78.0	80,000
V5.2.0	249,688	V4.70.1	75,376
V4.80.0	160,368	V5.4.1	66,848

Top 12 by Device-Hours

12 Most Recent Releases



© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

Power Matters 21

Device Device-Hou	
RTSX32SU	81,600
V5.2.0	16,800
V5.6.0	48,000
V5.8.1	16,800
Grand Total	81,600

Device	Device-Hours
RTSX72SU	199,656
V4.78.1	16,800
V4.80.0	33,600
V5.18.1	2,856
V5.2.0	64,800
V5.22.0	64,800
V5.4.1	16,800
Grand Total	199,656



Prog Software Life Test by Product – RTAX-S

Device-Hours	Device	Device-Hours
205,400	RTAX1000S	129,640
24,800	V4.70.1	10,000
6,000	V4.80.0	74,064
16,800	V5.12.0	4,032
5,000	V5.12.1	4,032
32,000	V5.14.1	12,032
8,000	V5.18.0	4,032
16,800	V5.2.0	4,032
48,000	V5.4.1	6,048
48,000	V5.8.1	11,368
205,400	Grand Total	129,640
	24,800 6,000 16,800 5,000 32,000 8,000 16,800 48,000 48,000	205,400RTAX1000S24,800V4.70.16,000V4.80.016,800V5.12.05,000V5.12.132,000V5.14.18,000V5.18.016,800V5.2.048,000V5.8.1

Device	Device-Hours	Device	Device-Hou
RTAX2000S	974,712	RTAX4000S	637,0
V4.68.1	33,704	V4.68.1	528,0
V4.70.0	2,352	V4.70.1	2,5
V4.70.1	57,856	V4.74	1,3
V4.74.0	2,352	V4.76.0	2,5
V4.78.0	80,000	V5.14.1	51,3
V4.78.1	8,000	V5.18.0	1,3
V4.80.0	20,704	V5.4.1	44,0
V5.10.1	14,000	V5.6.0	6,0
V5.12.0	10,352	Grand Total	637,0
V5.12.1	64,704		
V5.14.1	114,352		
V5.18.0	89,408		
V5.2.0	116,056		
V5.22.0	264,464		
V5.6.0	15,056		
V5.8.1	81,352		
Grand Total	974,712		



Power Matters



Introducing RTAX-DSP

Industry's Most Reliable Space FPGAs Add Sophisticated DSP Capabilities




RTAX-DSP – Fast DSP Without Sacrificing Reliability

- High performance DSP
 - RTAX-DSP Mathblocks run 18bit x 18bit multiply-accumulate at 125MHz over full military temperature range (-55°C to 125°C)
- True radiation tolerance
 - Configuration is not upset or changed by heavy ion radiation
 - DSP blocks protected against heavy ion radiation effects
- Lower power
 - Fewer parts to get the job done means lower power consumption
- Proven reliability
 - RTAX-DSP uses same 0.15µm UMC process, same antifuse programming technology, same basic architecture as RTAX-S/SL
 - Reliability characteristics expected to be identical
- No cost or schedule risk
 - No ASIC tooling charge (or repeat charge, if design changes are made)




RTAX-DSP Architecture Overview






RTAX-DSP Mathblocks

Important in FIR, IIR digital filters and FFT







RTAX-S/SL and **RTAX-DSP** Families


	RTAX250S/SL	RTAX1000S/SL	RTAX2000S/SL	RTAX2000 <u>D</u>	RTAX4000S/SL	RTAX4000 <u>D</u>
System Gates	250K	1M	2M	2M	4M	4M
Dedicated Registers	1,408	6,048	10,752	9,856	20,160	18,480
Total RAM Bits	54K	162K	288K	288K	540K	540K
Max User IO's	248	516	684	684	840	840
DSP Mathblocks				64		120
Packages CQFP CCGA/LGA	208, 352 624	352 624	256, 352 624, 1152	352 1272	352 1272	352 1272
Prototype Units		NOW			NOW	NOW (CQ352)
Qualification Status	Qualified & Shipping			QUALIFIED! Mil Std 883 Class B	Qualified & Shipping	QUALIFIED! Mil Std 883 Class B
Flight Units		NOW		NOW (CQ352) Lead Time Applies	NOW	NOW (CQ352) Lead Time Applies

- QML class Q and class V qualification planned for 2012
- 25% price reduction on RTAX-DSP effective November 2011!

🏷 Microsemi.


RTAX-DSP Radiation Hardening

- Register Cells
 - Enhanced Single Event Transient (SET) protection in FPGA flip-flops
 - Triple-module redundancy for Single Event Upset (SEU) immunity
- Mathblocks
 - SET protection in Mathblock combinatorial logic
 - SEU protection in Mathblock sequential logic





RTAX-DSP Hardening By Design





Radiation Summary

- Enhanced R-cell provides approx. 16X more SET protection
 - RTAX-S @120 MHz: 1.9 events / RTAX2000S /100 years
 - RTAX-D @120 MHz : 0.12 events / RTAX2000D /100 years
- SET for Mitigated DSP blocks

For a DSP-Bit (SEE/DSP-Bit/Day) GEO; 100mil; Z=2; no Funneling

SET for DSP blocks	Multiply	ADD/ACC
Frequency	120 MHz	120 MHz
Solar Min	5.03E-09	1.15E-08
Worst Day	4.17E-06	1.27E-05

 All reports for RTAX-DSP can be found in published papers at SEE2010, NSREC 2010 conferences

http://www.actel.com/documents/RTAXDSP_SEE_WP.pdf



IP and Tools

- Smart Gen Mathblock configurator
 - User interface allowing precise configuration of Mathblock
 - Mathblock macro IP cores available now
 - Multiply, Multiply and Add / Subtract, Multiply and Accumulate
- RTAX-DSP Microsemi IP
 - SmartDesign RTL generator using on-chip math blocks
 - CoreFIR 6.0 for RTAX-DSP available now
 - CoreFFT 4.0 Radix-2 Fast Fourier Transform available now
 - Additional DSP cores to follow

IP Туре
Fully enumerated FIR filter
Radix-2 FFT
Folded FIR filter
Interpolation polyphase FIR filter

http://www.actel.com/products/ip/default.aspx



Power Matters



Introducing RT ProASIC3: Flash FPGAs for Space

Reprogrammable RT ProASIC®3 Devices Simplify Design of Space Systems




Low Power, Reprogrammable FPGAs for Space

- Reprogrammable FPGAs for Space
 - Easy prototyping and hardware timing validation
 - Prototyping architecture and flight architecture are the same
 - In-system reprogrammable on prototyping board
 - Does not jeopardize integrity of expensive prototyping board
 - Reprogrammable in integrated flight hardware
 - Program with integration test patterns, then reprogram with flight design
- Advantages of Flash FPGAs over SRAM FPGAs
 - Both Flash- and SRAM-based FPGAs are reprogrammable
 - Flash FPGAs retain their configuration in heavy ion radiation
 - SRAM FPGAs lose their configuration in heavy ion radiation
 - Require mitigation expensive, excessive power and board space



RT ProASIC3 Device Architecture



🏷 Microsemi.

RT ProASIC3 Highlights

- Flexible Power Supply Voltage
 - V_{CCA} nominal from 1.2V to 1.5V
 - Lower V_{CCA} for power saving
 - Higher V_{CCA} for higher performance
- Flash*Freeze Ultra Low-Power Mode
 - Flash*Freeze entry / exit in < 1µsec
 - Static power < 0.55mW (RT3PE600L, 25°C)
 - Preserves register states
 - Qualification and Screening
 - Mil Std 883 Class B qualification completed
 - B-flow and E-flow available NOW
 - EV-flow coming soon
 - QML class Q qualification is planned for 2013





RT ProASIC3 Summary

	RT3PE600L	RT3PE3000L		
System Gates	600K	3M		
Tiles	13,824	75,264		
Total RAM bits	108K	504K		
Flash (ROM) bits	1K	1K		
PLLs	6	6		
Globals	18	18		
Maximum IO	270	620		
Packages <i>(Availability)</i> CQFP CCGA/LGA	256 (NOW) 484 (NOW)	256 (NOW) 484 (NOW) , 896 (NOW)		
STATUS	Mil Std 883 Class B Qualification Complete			

- Prototype with low-cost commercial ProASIC3 devices today
 - Identical silicon, identical timing
 - Plastic FG484 and FG896 match Ceramic CG484 and CG896 footprint
 - RT-PROTO versions are available NOW



Reliability Summary


- Qualification was completed per MIL-STD-883 Class B
- RT3PE3000L-CG896 used as qualifying vehicle
 - 79 units finished 3000+ hours of HTOL
- ESD Results HBM
 - 2000V on all pins except PLL (500V)
 - Class 1B achieved
- Extensive reliability data set collected for 0.13um Flash process from UMC
 - Overall product FIT rate calculated < 9 FIT (60% confidence level, EA = 0.7eV)
 - For more details refer to <u>http://www.actel.com/documents/ORT_Report.pdf</u>



RT ProASIC3 Radiation Effects and Mitigation

- Projected SEL onset LET at 68 MeV-cm²/mg
 - Non-destructive SEL events have been observed at LET 80 MeV-cm²/mg
- No Flash cell configuration upset > 96 MeV-cm²/mg LET
- Single Event Upsets and Single Event Transients
 - Flip Flops do not upset with TMR mitigation
 - Synopsys Synplify and Mentor Precision RT synthesis have TMR options
 - Memory upsets use EDAC or redundancy for memory protection
 - Onset LET_{TH} ~ 0.5 MeV-cm²/mg
 - Other SEEs, requiring manual instantiation of mitigation
 - Clock upsets, Logic transients, I/O bank transients

Well suited to Low Earth Orbit (LEO)





RT ProASIC3 SEE Summary

	SEL (Events / FPGA-day)	FF SEU (No TMR, Errors / bit-day)	FF SEU (TMR, Errors / bit-day)	Logic Cell SET (Errors / bit-day)	I/O SET (Errors / bit-day)	I/O Bank SET (Errors / bit-day)
Op Frequency	Any	50 MHz	50 MHz	Max	50 MHz	50 MHz
LEO	1.9E-12 (RT3PE600L) 2.7E-10 (RT3PE3000L)	9.6 E-9	SEU Immune	2.9 E-10	7.4 E-10	3.5 E-8
GEO Solar Max		4.82 E-8	SEU Immune	1.79 E-9	4.55 E-9	1.77 E-7
GEO Solar Min		2.65 E-7	SEU Immune	1.45 E-8	3.29 E-8	1.02 E-6
GEO Worst Week		5.73 E-5	SEU Immune	4.22 E-6	8.09 E-6	2.31 E-4
GEO Worst Day		2.08 E-4	SEU Immune	1.44 E-5	2.76 E-5	8.27 E-4

LEO: 1000Km, 41° Inclination GEO: 100mil; Z=2; No Funneling http://www.actel.com/documents/RT3P_Rad_Rpt.pdf http://www.actel.com/documents/RT3P_SEL_Rpt.pdf




RT ProASIC3 Total Ionizing Dose (TID)

- Production TID test on RT3PE3000L-CG484 flight units
 - Testing at lower dose rates (500 and 5k rad / minute), per TM 1019
 - More representative of space than prior testing (~ 40 Krad / min and higher)
 - For comparison, dose rate in GEO space is around 10 mrad / min
 - Testing with V_{PUMP} pin grounded (recommended)
 - Devices functional after 30 Krad
 - Propagation delay degradation 10% at 25 Krad to 30 Krad
 - DC parameters remain within datasheet specification at 50 Krad
 - Power Supply Current, Input threshold, Output drive and Transition Time
 - http://www.actel.com/documents/11T-RT3PE3000L-CG484-QJA2G.PDF
- Experimental low dose-rate TID test
 - Propagation delay degradation 10% at ~40 Krad, 15% at ~55 Krad



Low Dose Rate TID Tests

- Testing at ~ 1 rad / minute
- Propagation delay degradation (two wafer lots tested):
 - 10% at ~ 35 Krad, 15% at ~ 50 Krad, 30% at > 75 Krad





RT ProASIC3 Now in Space

International Space Station



RT3PE3000L-CG484



Planning to Fly RT ProASIC3









IP for Space Applications



IP for Space Applications


- Gaisler Leon3-FT
 - 32-bit, SEE immune, 25 DMIPs at 25 MHz in RTAX-S/SL
 - Building flight and design-in heritage

In Flight: SIR-2 (Norway) on Chandrayaan-1(India), Prisma (Sweden), Tacsat-4 (USA), RBSP (USA) Planning to fly: Bepi Colombo (ESA), MMS (USA), Orbcomm (USA)

- Gaisler Spacewire
 - 100Mb/sec or higher in RTAX-S across T and V range
- Microsemi Mil-Std 1553B
 - Bus Controller (BC), Remote Terminal (RT), Monitor Terminal (MT)
 - Can be supplied as netlist or as RTL, includes full test bench
 - Certified per RT validation test plan Mil-Hdbk-1553 Appendix A
- Microsemi CorePCIF
 - 33MHz and 66MHz; Target, Master, Target + Master configurations
- Microsemi CoreFIR
 - Fully enumerated, Folded, and Interpolation Polyphase versions
 - Utilize Mathblocks when targeted to RTAX-DSP
- Microsemi Core FFT
 - Radix-2
 - Utilizes Mathblocks when targeted to RTAX-DSP



Flight Heritage – IP Cores





Power Matters





Next-Generation Space-Flight FPGAs



Roadmap for Space-Flight FPGAs

Rad Tolerant Flash

RTAX-DSP

2010

Next Generation Space FPGA

RT ProASIC3

RTAX-SL

RTAX-S

Class V Qualification

2012





© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

2011

2013

Next Generation Space-Flight FPGA

- Designed for high-bandwidth data processing in payload applications
 - Abundant high-performance programmable logic fabric
 - Embedded high speed multiply-accumulate blocks
 - Ample on-board memory with fast access time, two block sizes
 - High performance I/Os SERDES, LVDS, DDR2, ...
- Based on 65nm Flash low power process
 - Naturally resistant to configuration upsets
 - Non-volatile configuration so live at power-up
 - No external boot memory required
 - Low static power
- Radiation enhanced for space
 - Total ionizing dose
 - Single event effects
 - Latch-up immunity




RT4P Family Overview



RT4P Family Resources

	RT4P-6M	RT4P-12M	RT4P-16M
LUT4 + TMR/SET FF	59,000	120,000	155,000
User IO (non-SERDES)	436	616	644
RAM18K Blocks	116	206	290
uRAM1K Blocks	120	210	294
RAM Mbits	2.2	3.9	5.5
18x18 Multiply-Accumulate Blocks	240	462	588
SERDES blocks (x4 lanes)	4	6	8
DDR2/3 SDRAM Controller	2x32	2x32	2x32
Globals	16	16	16
PLLs (Rad Tolerant)	8	8	8
Spacewire Interfaces	6	8	8
PCI Express Endpoints	1	1	1
UPROM Kbits	216	303	342
Packages			
CG1152	\checkmark		
CG1600	\checkmark	\checkmark	\checkmark

Package plan is currently in discussion – Strong probability of HERMETIC CCGAs!




Radiation Specifications


- Total Dose
 - > 100KRad TID
- Single Event Effects
 - <u>No configuration failures</u> (to be tested to > 110 MeV-cm²/mg)
 - No single event latch-up (to be tested to > 110 MeV-cm²/mg)
 - Mitigation for single event upsets
 - Flip-flops with TMR and asynchronous self-correction (LET_{TH} > 37 MeV-cm²/mg)
 - Flip-flops in the logic fabric
 - Flip-flops in embedded features Mathblocks etc
 - On-chip SRAM (RAM18K and uRAM1K)
 - Built-in ECC
 - 1E-10 errors/bit-day, GEO solar min
 - Mitigation of single event transients
 - Logic cells hardened with SET filter
 - Target 1E-8 errors/bit-day, GEO solar min



Flexible Chip Architecture (RT4P12M)




Family Floorplans






RT4P Logic Module



- Dedicated Flip-flop to enable efficient TMR hardening
 - With enable, asynchronous set/reset, and synchronous set/reset
- Fast carry chain to complement Mathblock performance
 - Arithmetic functions (add/subtract)
 - Target 300+MHz for 32-bit functions
- Industry standard LUT4 for efficient synthesis
- High utilization
 - LUT4 and flip-flop in same module can be used independently
 - Hierarchical routing architecture enables >95% module utilization



RT4P Mathblock




S_{N-1}[43:0]

- 18 x 18 multiplier with advanced accumulate
 - New 3-input adder function: (C + D) +/- (A * B)
- 300 MHz performance
 - Optional TMR registers on all inputs and outputs (including the C input)
- SEE/SEU protected

🍋 Microsemi.

RT4P Memory Blocks

- Radiation Tolerant
 - Resistant to multi-bit upset
 - Built-in EDAC (DBD/SBC)
- RAM18K
 - Dual-port (x18) or Two-port Options (x36)
 - High performance (> 300MHz) synchronous operation
 - Example usage
 - Large FFT memory
- uRAM1K
 - 18-bit Three Port Memory
 - Synchronous Write Port
 - Two Asynchronous or Synchronous Read Ports
 - Example usage
 - Folded FIR filters and FFT twiddle factors





Power Matters 58

uPROM Non-volatile Memory

- Non-volatile memory based on FPGA configuration cell
 - Configuration upset immune
 - TID >= 100KRad
- 250Kbits to 450Kbits storage for DSP coefficients
- Initialize RAMs and registers from uPROM
 - Power-on initialization
 - Modification of coefficients during normal operation
 - RAM scrubbing
- Read performance of 25MHz x 32-bits




General Purpose IO

- Single ended standards
 - LVCMOS from 1.2V to 3.3V
 - LVTTL
 - PCI
- Voltage reference standards (600+ Mbps)
 - SSTL2
 - SSTL18 and SSTL15 (with termination) for DDR2/DDR3 SDRAM memories
 - HSTL18 and HSTL15 (with termination) for SRAM memories
- True LVDS with termination (600+ Mbps)




3.125Gbps SERDES





SERDES Ganging Options





DDRx Controller

- Built-in DDR Controller
- 8/16/32-bit External Data Bus
- High Performance
 - Operation speed to 666Mbps (333MHz Clock)
 - Support for DDR2 and DDR3
- ECC Options
 - X16 and X32 widths



Performance Summary

- General purpose logic
 - 250MHz system performance
 - >300MHz DSP support performance (adders, delays, etc.)
- Mathblock
 - 300MHz pipelined performance
- RAM18K and uRAM1K
 - > 300MHz
- IO
 - > 600Mbps LVDS and DDRx SDRAM data
 - SERDES to 3.125Gbps
- Overall
 - 250MHz general system performance
 - 300MHz signal processing performance



RT4P Product Availability

- Non-RT SmartFusion2 devices for emulation and development
 - Not footprint compatible with RTG4, no SEU hardening, timing differences
 - Initial device: M2S050
 - Software general availability: NOW
 - Commercial device availability: Early 2013
- RT devices for space flight applications
 - Initial device: RT4P12M
 - Early SW access: Early 2014
 - Sample RT4P12M silicon: Early 2015
 - 883B flight units: 2015
 - QML qualification: 2016



© 2012 Microsemi Corporation. Contains no ITAR Technical Data.

Power Matters 65

Power Matters




New Product Concepts



© 2012 Microsemi Corporation. CONFIDENTIAL

Space System Manager

- Working on customizable Space System Manager
- Concept
 - Space systems need voltage, current and temperature telemetry
 - Space systems need digital control of motors, actuators and pyrotechnics
 - Microsemi AMSG-HiRel has expertise in the analog / mixed signal aspects
 - Microsemi SOC has expertise in the digital aspects
 - Next steps road-test concept with key customers, develop business case



Space Forum

SPACE FORUM

- Detailed discussions on
 - Microsemi space products discrete, linear, power, RF, ASIC, FPGA
 - Space product roadmap
 - Design tips and tricks
 - Qualification and reliability updates
 - Radiation testing results and mitigation strategies
 - Package development and roadmap
 - Development and verification tools
- Available for download at <u>www.actel.com/asf</u>
- Next events
 - USA Dec 4, 2012, Los Angeles, CA
 - Europe Spring 2013, Noordwijk, NL

