

FT-UNSHADES2. Adaption of the platform for SRAM-FPGA reliability assessment

J.M. Mogollón, H.G. Miranda, <u>M.A. Aguirre</u>, J. Nápoles, J. Barrientos, L. Sanz

Electronic Engineering Dpt. School of Engineering. University of Sevilla (SPAIN)



ESA/ESTEC. Workshop SEFUW. Nov 2012

Summary

esa

aicic

- . FT-UNSHADES2 in a nutshell
- 2. The FTU2 design preparation flow
- 3. Connecting with STAR (Politecnico di Torino)
- 4. A new vision of the SRAM-FPGA fault injection:
 - Deterministic injection
 - Analysis in detail
 - Scrubbing policy analysis
- 5. FTU2 in numbers
- 6. Final remarks

Cesa Cicia

FT-UNSHADES2 in a nutshell

- Fault injection is a method of assessing the effects of particles hitting over registers of a digital design.
- Radiation effects on configuration bits of FPGAs cause permanent faults. Injecting faults means the induction of changes in the configuration. The goal is to perform the injections in a deterministic manner.
- FT-UNSHADES2 assess the vulnerability of a design in an FPGA to SEE.
- It is not constrained to any FPGA
- Analyzes in detail the propagation of a fault in the configuration, and the possible corruption of the user logic.
- The study of techniques for scrubbing policy
- Other features:
- Remote access
- Detailed analysis
- Test in the beam

FT-UNSHADES2 in a nutshell

esa

aicia


- FTU2 is a contract with ESA: "High Capacity, High Speed IC Test System for Automatic Fault Injection and Analysis (FT-UNSHADES 2)"
- FTU2 is a platform designed to assess the reliability of a netlist at design level.
- The PARTIAL RECONFIGURATION feature of Xilinx FPGAs is exploited to generate bit-flips into the USER REGISTERS (...not only)
- The process is designed knowing a priori where, when and how to inject the faults.
- In FTU2 both sights are implemented: fault campaigns and single fault detailed analysis
- Several SEEs are implemented: SEU and MBU, and under certain conditions, SETs.
- The design flow has been is reduced to a FPGA standard implementation and a simulation.

Originally FTU was thought trough the assessment of ASIC netlist. FTU2 has been extended to inject on SRAM-FPGAs configuration.



FT-UNSHADES2 in a nutshell: the hardware

structure







FT-UNSHADES2 in a nutshell: the hardware structure

ServiceTargetFPGAFPGA







- 1. Fit your design in the target FPGA
- 2. Allocate I/Os
- 3. Simulate and extract inputs
- 4. Finish the standard flow


Cesa Cicia

Ι.

FT-UNSHADES2 and STAR

- STAR analyzes the allocation of the design in the FPGA.
- 2. Determines the most critical configuration bits.
- 3. Generates the coordinates of those critical bits.

Bit 96615 0x000c0400 199 Block=PIP_Conf Net=/.config/Frame199/ISPFIFO/mem3(3)



A new vision of the SRAM-FPGA fault injection



NERSID40

Inject and repair at end Repair Stop RUN if discrepancy T=0 **Bit-flip** Give RST End of Workload Compare Gold and SEU Full configuration refresh Refresh Stop RUN if discrepancy T=0 **Bit-flip** Give RST End of Workload Compare Gold and SEU Define a technique with both approaches

✓ walle.us.es:5950/# ← → C ♠ ⓒ wall M Gmail ♥ Uff-TNT ♥	× (Howto: Use : e.us.es:5950/#	EXWE FOR SC X	Use	r in	itei	rface	e	값 C Otros marcador
🐔 🙎 Welcome, usuario	🇮 /usr/local/var/tnt/usu	uario/designs/test_8_distribmem	1					💽 esa 👔
	📙 Core files			Ready	to go			
	Custom schemas Campaign results	_	upload	T browse	X run	aebug		
uploading config (Browse nierarchy Run campaign Debug campaign Pepeatrun Terminal Close L/var/tnt/usuario/ Dk L/var/tnt/usuario/	L/DBG/masktoseu'. by hardware unavailab o/designs/test_8_distril	le. omem/ftunshades.b					

U C C C C C C C C C C C C C C C C C C C	OF SEVILL	anual - × 🕐 Test al	alysis Tools: ×) 🌾 walle.us.es:5950/# × X (pinewood.png (102: × X 20.19. SimpleHTTPS × X	HOWTO: Use xwd for ×										
	☆ walle.us.es:5950/#	(0		<u>له</u> ۲										
	🕶 🖉 Uff-TNT 🗊 Grabeltone 🔇 Ja	vaScript Shell 🚳	Editor en línea d	🗀 Otros marcadores										
🔶 🗶 We	lcome, usuario 🛛 🛄 usuario/designs	rtest_8_distribmem		💽 😨 😨 🌔										
			No configuration loaded											
				С×										
	Run campaign													
Runca	mpaign Stop campaign	FPGA mode												
Where an	d when													
target_cyc	es *	A list of patterns that describe all cycles when faults may be injected.												
target_reg	s SEU_MUT	SEU_MUT A list of patterns that describe all registers where faults may be injected.												
Injection s	chemas													
schema	parallel	•	Define how registers and cycles are selected for injection:											
sort_regs	increment	increment In "parallel" schemas, define how registers are selected.												
sort_cycles	increment													
max_runs	1000		In "parallel" schemas, number of runs performed.	=										
campaign_	path	•	In "from_file" schemas, the file where the campaign description is read from.											
flips_per_ru			In "parallel" and "exhaustive" schemas, number of bits flipped per run.											
drop_on_d	amage no	no • In "exhaustive" and "from_file" schemas, when set to TRUE, it will cause to stop injecting in a particular register set when the first damage is foun												
Other opt														
analysis_le		•	Where to search for damage.											
stop_on_d	-	•	If TRUE, the campaign will stop as soon as the first damage is found.											
damage_p	er_run 1		Maximum number of errors that will be processed each run before giving up. Set to 0 to process all errors.											
ignoro_orr		-	Colf descriptive. Heaful in designs without full initial reset											
unflip_afte		•	If TRUE, the original value of all flipped bits will be restored after each run.											
clear_on_d		•	If TRUE, the FPGA state will be reset when an error is found, and the last run will be repeated.											
restore_on		never Defines which event may trigger the restoration of the registers defined in restore_regs with the values in restore_value NULL A list of patterns that define the registers chose values may be restored by restore on event.												
restore_re			The values that will be restored to restore regs.											
reconfigura		O Determines the number of runs between reuploading the configuration file to the devices.												
	ent XC2V8000 usuario/design	ns/test_8_distrib												



Debug campaign

С×

-

Select ···· V Delete se	elete selected Dump selected		Reset 🔻		Signals 🔻		7	Repeat run		Step			Jump			Go to			
		6	7	8 9) 10	11	12	13	14 15	16	17	18	19	20	21	22	23	24	25
dbg_allow_gpio_cycle_program	01000000								01	000000									
dbg_cycles	FFFFFED	FFFFFF	FFFFF	FFFF	FFFFXFFFF	FIXFFFFF	FFFFF	FFFFF	FFFFF	FFF	FIXFFFFF	FFFFF							
dbg_event_mask	7									7									
dbg_events	2	2																	
📄 dbg_monitor	0	0																	
dbg_monitor_mask	1									1									
⊜ gold	09	00																	
⊜ gold_out	0	0																	
🥃 seu	09		00												OF				
📄 seu_out	0									0									

step 40

load from '/usr/local/var/tnt/usuario/designs/test_8_distribmem/ftunshades.bit'
uploading config... 0k

load from '/usr/local/var/tnt/usuario/designs/test_8_distribmem/ftunshades.dat'
uploading vectors... 0k

FTU2 in numbers

esa

- Fault rate achieved: I0.000 faults/sec (in a very easy example, ASIC mode)
- 2. 512 I/Os, the capacity depends on the model of the target device.
- 3. Current configurations Virtex 5, LX50T and FX70T (FFII36 package)
- 4. Latent analysis and selective *diff* options are available

Extensions of FTU2 FPGA flow

esa

aicid

- Changing the device/family is a matter of assembling new customized boards
- 2. Any scrubbing technique can be emulated in the platform with low effort
- 3. The platform is suitable to be used as test fixture in a beam test. The comparison is made with a shielded unit.
- Moving to a non-Xilinx FPGA is possible if partial reconfiguration port is available and a non-intrusive READBACK mechanism exists.

Conclusions & Open questions

esa

- FTU2 extends its capabilities to the study and assessment of designs in SRAM-FPGA
- Provides exhaustive information of campaigns (gross numbers) and analysis of single faults (detailed propagation)
- Hierarchical information of the faults and criticality is also provided.

Industry would tell us their needs. The complete **know-how** is in the **UoS**, and could be adapted.

Access to FTU2

For Academia:

esa

- Access is available to academia for research purposes via internet.
- User/Password is given
- Beta users coordinated by ESA

For industrial customers:

- An agreement with UoS (and Polito)
- Training and support
- Install the FTU2 in the intranet

Cesa Cicia

Demo of the system in SEFUW

Thank you for your attention Q &A

Contacts:

aguirre@gie.esi.us.es hipolito@gie.esi.us.es jmmogollon@gie.esi.us.es Luca.sterpone@polito.it david.merodio.codinachs@esa.int