

DAC2401 Very High Resolution DAC for Space Applications

Constantin Papadas

October 2011



Outline

- System overview
- Features
- Architecture
- Radiation hardening
- Static performance specifications
- Dynamic performance specifications
- Low frequency noise characterization
- Conclusions
- Next steps



Product highlights

Features


- \Box Architecture: multi-bit $\Sigma\Delta$ modulator
- □ Output stage: differential current steering
- Digital input interface: Synchronous serial data format (Clock, Data, Valid)
- □ Bandwidth: DC to 330kHz
- □ Selectable oversampling ratio: selectable x256, x128, x64, x32
- □ Sampling frequency up to 2MSa/s
- □ 1.2V digital power supply & 3.3V analog power supply
- □ Radiation tolerant design: >100kRad Total Dose immunity verified

Operating modes

- Normal
- Bypass
- Test
- Power down
- Applications
 - □ High accuracy instrumentation, measurement and actuator drive for aerospace systems.




System Overview





Architecture: Digital Part (1/2)






Architecture: Digital part (2/2)

Modulator design

- 3rd order feed-forward ΣΔ modulator
- 5-bit quantizer
- Idle Tone avoidance by introduction of dither

Dynamic Element Matching (DEM)


- The output element mismatch error is minimized by the use of a DEM algorithm.
- Data Weighted Averaging (DWA) as an efficient DEM algorithm.
- Algorithm's objective → achieve an equal use of elements in long-term by rotating the output elements (current sources) in a cyclic fashion.
- DWA uses only one index, which is updated with the addition of the input every clock cycle.



Time	Input	Index	1	2	3	4	5	6	7
1	3	1							
2	2	4							
3	5	6							
4	6	4							
5	2	3							
6	7	5							



Architecture: Analog Part



- Bandgap cell provides an accurate reference voltage (1.2V) with a low temperature coefficient.
- First order RC filter reduces any noise from the bandgap block.
- Low noise Op-Amp along with M1 and current setting resistor (R_{ref} or R_{ext}) implements the reference current source for generating the reference current I_{ref}.
- I_{Ref} can be set by selecting the internal resistor R_{Ref} or connecting an external resistor R_{ext.}
- 32x differential elementary current sources built around the regulated cascode topology.
- Use of PMOS transistors for lower flicker noise(1/f) and high linearity.


Integrated Systems Development S.A.

Radiation hardening techniques

- Technology level: ST Microelectronics HCMOS9 0.13 um is a rad-hard proven technology.
- Library level: For the digital part the most oversized and robust standard cells were used (including latches and flip-flops).
- Digital design level
 - Fault masking by TMR (e.g. FSMs)
 - Synchronous reset
 - Reset assertion in the SINC block every 32 clock cycles
- Analogue design level
 - Current source transistors with increased W/L ratio for increased capacitance and driving power.

Layout level

- Deep N-well isolation (NISO): The entire digital part and all the NMOS devices of the analogue part are placed inside a deep n-well to minimize digital feed-through and latch-up susceptibility (see slide 10).
- P+ guard rings surround the n-channel devices to cut any possible radiation induced parasitic paths.
- \Box Increased distance between the p+ diffusion in the well and the n+ in the substrate.
- □ Increased number of substrate and well contacts.




ISD Integrated Systems Development S.A.

Layout


Deep N-Well isolation (NISO)

- Minimizes the digital feed-through to the sensitive analog nodes
- □ Improves the latch-up immunity
- Layout and polarization scheme (ST's rules)





Floorplan and fabrication highlights – Prototype



DAC2401 - Company confidential



Static electrical parameters outline


Parameter	Description	Value (TYP)	Unit	Condition - remark
IDa	Digital current consumption	0.97	mA	Normal mode, no clk
IDb	Digital current consumption	1.33	mA	Normal mode, with input
PD	Digital power consumption	1.6 (typ)	mW	Normal mode, with input
IAa	Analog current consumption	4.22	mA	Normal mode, BG OFF
IAb	Analog current consumption	20.3	mA	Normal mode, BG ON, with input, Internal RREF=219Ω
PA	Analog power consumption	66.8 (typ)	mW	Normal mode, with input
Pt	Total power consumption (PD+PA)	68.4 (typ)	mW	Normal mode, with input
I _{CM}	Common mode current	2.85	mA	Per DAC polarity
ldiff(FS)	Full-scale output differential current	± 3.6	mA	Normal mode
Vbg	Internal bandgap voltage	1.192	V	
e(offset)	Offset error	< 1	uA	
INL/DNL	Differential / Integral non-linearity	< 0.5 LSB	LSB	@ 13 bit resolution

The analog current/power consumption can be reduced by using an external resistor of higher value.




Dynamic performance – Time domain

Sine 1.33kHz, -1dBFS, MCLK=20.48MHz, Fs=80kSa/s



Sine 13.3kHz, -1dBFS, MCLK=20.48MHz, Fs=80kSa/s






Dynamic performance FFT

d

В


r

- Differential measurement
- Sine 100Hz/ -10dBFS
- MCLK = 1.536MHz
- FFT BW 22Hz to 22kHz
- Blackman Harris
- 32768 FFT points
- → THD+N better than 100dB






Low frequency noise DC – 0.1Hz





Low frequency noise DC – 0.1Hz



DAC2401 - Company confidential



Conclusions

- A monolithic, radiation hardened 24-bit DAC targeting space applications has been designed, fabricated in 0.13um CMOS and validated in terms of electrical performance and radiation tolerance.
- At low frequencies the DAC exhibits an SNR of 118dB and a THD+N figure >100dB, with a total power consumption of less than 70mW.
- The device is capable of operating in sampling frequencies exceeding the 1MSa/s
- Total Dose characterized up to 100 krad without any sign of performance degradation or functional interrupt.



Modifications to be done

- Eliminate the 1.2V
- Change the output to voltage-differential
- Put a standard SPI interface
- Change the return-zero strategy



Thank you for your attention!