Cosmic Vision Technology Test Vehicle
Design and evaluation activities

08/05/2017

TEC-ED & TEC-SW Final presentation Days 2017
Agenda

- Introduction
- Objectives
- Programme of work
- Main results
- Conclusions
Introduction (1) – The projects

- Two parallel projects will be presented:
  - 4000101556/10/NL/AF: “Front-end readout ASIC technology study and development test vehicles for front-end readout ASICs” (also referred to as Cosmic Vision MF as it evaluates the technology for frequencies up to 10MHz)
  - 4000101621/10/NL/AF “Radiation Tolerant analogue/mixed signal technology survey and test vehicle design” (also known as Cosmic Vision HF as it explores the use of the technology for instrumentation applications for signal frequencies above 10MHz)

- They will be referred as Cosmic Vision Project in the rest of the presentation.
Introduction (2) – The projects

- The projects were conceived in the frame of ESA’s Cosmic Vision programme related to the interplanetary mission to Jupiter named Juice.
- In the radiation environment envisaged for that mission, the electronic equipment would be required to withstand up to 300krad of Total Ionization Dose.
- The availability of high performance components that could cope with that requirement was low or non-existent and hence ESA decided to initiate two TRP activities to create radiation tolerant high-performance mixed-signal components for instrumentation.
Introduction (3) – Side or related projects

- The following projects will be mentioned in the presentation as well since they had interactions with the Cosmic Vision project:
  - 4000111457/14/NL/KML: ESA contract with SARL TRAD “Radiation Characterization of Front-End readout ASIC” (also referred to as Radiation Cosmic Vision HF)
  - 4000109670/14/NL/HB: ESTEC contract with Thales Alenia Space España “Scalable Sensor Data Processor” (also referred as SSDP)
Introduction (4) – The team

- Integration, common blocks design and test
- ADC and DAC MF design
- ADC and DAC HF design
- LNA and PA (MF & HF) design
- Digital design
Introduction (5) - Main subcontractors

- Digital backend, fabrication and package services
- Filter design (MF and HF)
- HF electrical validation
Objectives

- The main objective was the evaluation of the radiation tolerant technology for the implementation of high performance instrumentation IP blocks and provide test vehicles to prove the concept.

- Two frequency ranges of operation were selected:
  - Up to 10 MHz (referred as MF)
  - Above 10 MHz (referred as HF)

- The high performance IP blocks chosen were: ADC, DAC, LNA and PA, for both MF and HF operation.

- All IPs targeted state of the art performance, that is one of the main reasons why this activity was conceived in collaboration with academia.

- Also the mixed signal flow of the selected technology was to be investigated and proved.
Programme of Work (1) - Overall timeline

- The activity was conceived to last 24 months, the evolution of the project was such that it finally took 72 months.

- The state of the art performance was the main driver for this extension both at the design stage and the testing stage.

- Several CCNs were signed to cope with the project changes.

- A great amount of hours from the project team and ESA were spent to come to a successful project conclusion.
Programme of Work (2) - Summary

01/10/2010

Requirements & Architecture

LNA, PA Design & implementation

ADC, DAC Design & implementation

Fab & assembly

01/09/2016

HF

ADC, DAC, LNA, PA Design & implementation

Fab & assembly

Functional, performance & Rad testing ARQ-CVA001

Re-design iteration ARQ-CVA002

MF

LPO packaging
Programme of Work (3) – Design and fabrication phases

- The following ASICs were finally implemented:
  - ARQ-CVA001: HF ADC, LNA, PA, DAC, BF and common blocks
  - ARQ-CVB001: MF ADC (four $\Sigma\Delta$ modulators)
  - ARQ-CVC001: MF LNA, PA, DAC, BF and common blocks.

- An additional ASIC was packaged in the frame of the project that contained only the MF LLSB modulator (LOPO ASIC)

- The DARE mixed-signal flow required a complex interaction which was cleared along the way.

- Most of the radiation mitigation techniques were applied at layout level.
Programme of Work (4) – Design and fabrication phases

ARQ-CVA001 Floorplan

ARQ-CVA001 Layout
Programme of Work (5) – Design and fabrication phases

ARQ-CVB001 Floorplan

ARQ-CVB001 Layout
Programme of Work (6) – Design and fabrication phases
Programme of Work (7) – Design and fabrication phases

ARQ-CVA001 on a LQFP120 package
Programme of Work (8) – Design and fabrication phases

ARQ-CVB001 on a QFN64 package

ARQ-CVC001 on a LQFP120 package
Programme of Work (9) – Blocks and ASIC validation

- Apart from the electrical validation of the ASICS, ARQ-CVA001 was radiation tested in the parallel activity led by TRAD.
- At this stage the HF ADC IP was selected to be included in the SSDP project.

ARQ-CVA001 functional test board and setup at ARQ facilities
Programme of Work (10) – Blocks and ASIC validation

ARQ-CVB00, ARQ-CVC001 functional test boards and setup at ARQ facilities
Programme of Work (11) – Blocks and ASIC validation

LOPO ASIC packaged die and test board
Main results discussion (1)

- Given the large number of IPs developed in the frame of the project special dedication was taken to test those that were considered more attractive from the user level perspective, which were:

1. ADC HF
2. DAC HF
3. LNA HF and MF
4. PA HF and MF
5. LSSB MF
6. Common blocks
Main results discussion (2)
ADC HF - Architecture

ADC HF (pipeline) block diagram

CVA001 μ-photo
Main results discussion (3)
ADC HF - Electrical performances

- The ADC was conceived considering the need of a specially designed package to tackle with the inductance constraints of the refn and repf signals. Since the final package was a standard one degradation on the performances of this block was expected.

- ENOB obtained at block simulation level was 12.5 at 100 Msps (target spec)

- Top level simulations (considering pads and package inductance) show ac degradation of 5 effective bits.

- Validation also shows the same degradation.

- Another issue observed at top level simulations and at validation is that full scale was reduced from 2Vppd to 400 mVppd.
Main results discussion (4)
ADC HF - Electrical performances

- A voltage drop produced by the combination of the impedance of the DARE INALOG pad and the high current produced the full scale reduction.

- In the second iteration of the chip CVA-002 IANALOG pads where replaced by OANALOG for refn and refp pins. Top level simulations with this change showed that the ENOB degradation was reduced to 3 effective bits and the full scale range was preserved (9 ENOB performance)

- The effect of package inductance is confined then to 3 effective bits

- The signal spectrum shows that the third harmonic dominates the noise floor which remains at the expected level (SNR is around 65dB)

- Currently in the SSDP project, the IP with DARE PADs and some additional buffers has reached 10ENOB at 50MHz
## Main results discussion (5)
### ADC HF - Electrical performances

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVA spec</th>
<th>CVA001 val</th>
<th>CVA002 ver</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 ADC_SPLR_MAX</td>
<td>Maximum sampling rate (at least)</td>
<td>MS/s</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>50</td>
<td>50</td>
<td>ENOB was reduced in ARQ-CVA001 due to the voltage ringing in REFp and REFm references. The performances were enhanced replacing IANALOG pads with OANALOG pads which reduces the impedance of the path.</td>
</tr>
<tr>
<td>2 ADC_NB_MAX</td>
<td>Number of bits @ADC_SPLR_MIN (at least)</td>
<td>bits</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>3 ADC_ENOB_MIN</td>
<td>Minimum Effective number of bits @ADC_SPLR_MAX (at least)</td>
<td>bits</td>
<td>10</td>
<td>11</td>
<td>12,56</td>
<td>10</td>
<td>5,5</td>
<td>9,3</td>
<td>THD was reduced in ARQ-CVA001 due to the voltage ringing in REFp and REFm references. The performances were enhanced replacing IANALOG pads with OANALOG pads which reduces the impedance of the path. HD3 is the dominant harmonic.</td>
</tr>
<tr>
<td>4 ADC_THD_MIN</td>
<td>Total Harmonic Distortion @ADC_SPLR_MAX (at most)</td>
<td>dB</td>
<td>-70</td>
<td>-80</td>
<td>-</td>
<td>-64</td>
<td>-44</td>
<td>58,53</td>
<td></td>
</tr>
<tr>
<td>5 ADC_IDD_MAX</td>
<td>Overall current consumption @ADC_SPLR_MAX (at most)</td>
<td>mA</td>
<td>150</td>
<td>250</td>
<td>-</td>
<td>250</td>
<td>155</td>
<td>143</td>
<td></td>
</tr>
<tr>
<td>6 ADC_SEE_SCS</td>
<td>SEU and SET saturation cross section</td>
<td>cm²</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&lt; 2E-04</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7 ADC_SEE_LETTH</td>
<td>SEU and SET LET threshold</td>
<td>MeV·cm²/mg</td>
<td>-</td>
<td>-</td>
<td></td>
<td>&lt; 18,5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8 ADC_TID</td>
<td>Maximum TID</td>
<td>krad(Si)</td>
<td>300</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&gt; 505</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>
Main results discussion (6)
ADC HF - Electrical performances

Simulated FFT

Measured FFT

ENOB = 7.3 bits
SFDR = 47.3 dB
SNDR = 40.8 dB
SNR = 42.1 dB
THD = -46.7 dB
Main results discussion (7)
ADC HF - Radiation performances

- TID: no degradation observed.
- SEL: no SEL at room temperature.
- SEUs: Detected. Since DARE cells are insensitive to SEUs the potential candidates for SEUs are a few full-custom RS latches and latch comparators.
- SETs: Detected.
Main results discussion (8)
ADC HF - Future/current use

- Interest from the space community.
- Re-used at the Scalable Sensor Data Processor (SSDP) project.
- Further updates for SET and SEU tolerance.

- To be upgraded on a new ESA project that has just started (by IMSE)
Main results discussion (9)
DAC HF - Architecture

DAC HF (current steering) block diagram

CVA001 µ-photo
Main results discussion (10)
DAC HF - Electrical performances

- ENOB obtained at block level simulation was 11.4 at 100 MspS for a 50MHz bandwidth and 12.3 at 100MspS for a 5MHz bandwidth (spec was 12 ENOB).
- Top level simulations (considering pads and package model reached 10.5 ENOB all over the bandwidth.
- This bandwidth was confirmed at validation.
## Main results discussion (11)
### DAC HF - Electrical performances summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVA spec</th>
<th>CVA001 val</th>
<th>CVA002 ver</th>
</tr>
</thead>
<tbody>
<tr>
<td>DAC_SPLR_MAX</td>
<td>Maximum sampling rate (at least)</td>
<td>MS/s</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>DAC_NB_MAX</td>
<td>Number of bits @DAC_SPLR_MIN (at least)</td>
<td>bits</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>DAC_ENOB_MIN</td>
<td>Effective number of bits @DAC_SPLR_MAX (at least)</td>
<td>bits</td>
<td>10</td>
<td>13 @5MHz</td>
<td>11.4 @50MHz</td>
<td>9</td>
<td>7,8</td>
<td></td>
</tr>
<tr>
<td>DAC_THD_MIN</td>
<td>Total Harmonic Distortion @DAC_SPLR_MAX (at most)</td>
<td>dB</td>
<td>-70</td>
<td>-78 @5MHz</td>
<td>-66</td>
<td>-57</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>DAC_IDD_MAX</td>
<td>Current consumption @DAC_SPLR_MAX (at most)</td>
<td>mA</td>
<td>60</td>
<td>60</td>
<td>-</td>
<td>60</td>
<td>52</td>
<td>38</td>
</tr>
<tr>
<td>DAC_SET_SCS</td>
<td>SET saturation cross section</td>
<td>cm²</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&lt; 7E-05</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>DAC_SET_LETTH</td>
<td>SET LET threshold</td>
<td>MeV·cm²/mg</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&lt; 18,5</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>DAC_TID</td>
<td>Maximum TID</td>
<td>krad(Si)</td>
<td>300</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&gt; 505</td>
<td>-</td>
</tr>
</tbody>
</table>
Main results discussion (12)
DAC HF - Radiation performances

- TID: no degradation observed.
- SEL: no SEL at room temperature.
- SEUs: No SEUs detected.
- SETs: Detected.
Main results discussion (13)
DAC HF - Future use

- Interest from the space community.
- Further updates for SET tolerance.
- If SET tolerance is to be updated a recommendation would be to harden the net handling the bias voltage of the MSB current sources.
Main results discussion (14)
LNA HF and MF - Architecture

LNA HF block diagram

LNA MF block diagram

CVA001 μ-photo

CVC001 μ-photo
Main results discussion (15)
LNA HF and MF - Electrical performances

- These blocks had a great number of configuration options and switches.
- From the IP point of view the designs were correctly verified at block level reaching the agreed performances. As examples:
  - HF: the noise density reached is between 3.7 and 6.5 nv/√Hz
  - MF: The noise density reached is between 5.9 and 9.2 nv/√Hz
- Top level simulations showed also good results in line with the block level ones with the only exception of the noise density obtained at low gain configurations (in HF) which is one order of magnitude above (up to 30 nv/√Hz)
- The validation did not cover all parameters however the tested modes show good results as expected
- Performance is maintained over the whole operational temperature range.
## Main results discussion (16)
### LNA HF - Electrical performances summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVA spec</th>
<th>CVA001 val</th>
<th>CVA002 ver</th>
</tr>
</thead>
<tbody>
<tr>
<td>LNA_VV_GF</td>
<td>Voltage mode: gain flatness between LNA_FMIN and LNA_FMAX for G=21dB (at most)</td>
<td>dBc</td>
<td>0.2</td>
<td>0.4</td>
<td>0.4</td>
<td>0.4</td>
<td>2.2</td>
<td>0.62</td>
</tr>
<tr>
<td>LNA_VV_N</td>
<td>Voltage mode: noise density at most</td>
<td>nV/√Hz</td>
<td>2</td>
<td>6.5</td>
<td>6.5</td>
<td>5.9</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>LNA_VV_THD_DIF_TYP</td>
<td>Voltage mode: Typical Total Harmonic Distortion for differential input (0dB gain, 1kΩ/1pF load, 800mV common mode in, 900mV common mode out)</td>
<td>dB@MHz</td>
<td>-</td>
<td>AC off:</td>
<td>-102@1</td>
<td>-91@3</td>
<td>-74@10</td>
<td>-66@20</td>
</tr>
<tr>
<td>LNA_VI_GF</td>
<td>Voltage mode: gain flatness in -0.4dB bandwidth (at most)</td>
<td>dB(Ω)</td>
<td>0.2</td>
<td>0.4</td>
<td>-</td>
<td>-</td>
<td>&lt;2E-04</td>
<td>&lt;18.5</td>
</tr>
<tr>
<td>LNA_VI_THD_DIF_TYP</td>
<td>Trans-impedance mode: Total Harmonic Distortion (660uA input amplitude, 3kΩ gain, 1kΩ/1pF load, 0V common mode in, 900mV common mode out)</td>
<td>dB</td>
<td>-</td>
<td>-69@1</td>
<td>-70@3</td>
<td>-70@10</td>
<td>-64@20</td>
<td>-64@20</td>
</tr>
<tr>
<td>LNA_VI_IDD_MAX</td>
<td>Trans-impedance mode: Current consumption</td>
<td>mA</td>
<td>42 (AC off)</td>
<td>49 (AC on)</td>
<td>42 (AC off)</td>
<td>49 (AC on)</td>
<td>50</td>
<td>40</td>
</tr>
<tr>
<td>LNA_SET_SCS</td>
<td>SET saturation cross section</td>
<td>cm²</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td>&lt;2E-04</td>
<td>&lt;18.5</td>
</tr>
<tr>
<td>LNA_SET_LETTH</td>
<td>SET LET threshold</td>
<td>MeV cm²/mg</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LNA_TID</td>
<td>Maximum TID</td>
<td>krad(Si)</td>
<td>300</td>
<td></td>
<td></td>
<td></td>
<td>&gt;505</td>
<td></td>
</tr>
</tbody>
</table>
### Main results discussion (17)
LNA MF - Electrical performances summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVC spec</th>
<th>CVC-001 ver</th>
<th>CVC-001 val</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 LNA_VV_GF</td>
<td>Voltage mode: gain flatness between LNA_FMIN and LNA_FMAX for G=21dB (at most)</td>
<td>dBc</td>
<td>0.2</td>
<td>0.4</td>
<td>0.4</td>
<td>0.4</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2 LNA_VV_N_TYP</td>
<td>Voltage mode: typical noise density</td>
<td>nV/√Hz@KHz</td>
<td>-</td>
<td>6.6@1</td>
<td>6.6@1</td>
<td>-</td>
<td>7.13@3</td>
<td>289.4@100</td>
</tr>
<tr>
<td>3 LNA_VV_THD_DIF_TYP</td>
<td>Voltage mode: Typical Total Harmonic Distortion for differential input (2Vpp tone, 0dB gain, 1kΩ//1pF load, 1.5V common mode in, 900mV common mode out)</td>
<td>dB@MHz</td>
<td>-</td>
<td>-110@0,1</td>
<td>-103@0,3 -94@1 -89@2 -76@5</td>
<td>-110@0,1</td>
<td>-103@0,3 -94@1 -89@2 -76@5</td>
<td>-</td>
</tr>
<tr>
<td>4 LNA_VV_IDD_MAX</td>
<td>Voltage mode: Current consumption @LNA_VV_GMAX</td>
<td>mA</td>
<td>4</td>
<td>24</td>
<td>24</td>
<td>20</td>
<td>-</td>
<td>20.15</td>
</tr>
<tr>
<td>5 Operational temperature range</td>
<td>Temperature range where performance is maintained</td>
<td>ºC</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-</td>
<td>-10 to 85</td>
</tr>
</tbody>
</table>
Main results discussion (18)
LNA HF - Radiation performances

- TID: no degradation observed.
- SEL: no SEL at room temperature.
- SEUs: No SEUs detected.
- SETs: Detected.

- *LNA MF not tested under radiation.*
Main results discussion (19)
LNA HF and MF - Future use

- The future use of the IPs are still open. Although very good results have been obtained it still has to be analysed how the blocks can be re-used in the future since no feedback from potential users has been received so far.

- Further updates for SET tolerance for HF would be interesting.

- If SET tolerance is to be updated a recommendation would be to pay special attention to the input net of the output stage.

- It would be nice to know the behavior of the MF block under radiation but similar results to the HF blocks are expected.
Main results discussion (20)
PA HF and MF – Architecture

PA MF and HF block diagram
Main results discussion (21)
PA HF and MF – Electrical performances

- These blocks had a great number of configuration options and switches.
- From the IP point of view the design was correctly verified at block level reaching the agreed performances. As remarkable examples:
  - HF: The output current reached was 80 mA, the differential output voltage range was 2Vpp, the PSRR worst case was 32dB (50MHz) and the THD was 74dB (at 1MHz) and 56dB (20Mhz)
  - MF: the output current reached in voltage mode was 160 mA and the THD was 84dB (at 0.3MHz) and 74dB (1MHz) in voltage output mode.
- The top level simulations run showed better PSRR results in HF w.r.t simulation (50 dB) –improvement related to the presence of a voltage regulator- and similar THD results.
Main results discussion (22)
PA HF and MF – Electrical performances

- The validation of this block did not cover all parameters due to the high number of configuration options. As an example, The THD measured at 25 MHz was 52dB (HF) and at 0.3MHz was 73.4 dB (MF) which are in line with the expected results.

- Performance is maintained over the whole operational temperature range.
## Main results discussion (23)

### PA HF – Electrical performances summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVA spec</th>
<th>CVA001 val</th>
<th>CVA002 ver</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 PA_VX_F_MAX</td>
<td>Voltage output mode: maximum input frequency (at least)</td>
<td>MHz</td>
<td>100</td>
<td>57 @-0.4dB 93 @-3dB</td>
<td>57 @-0.4dB 93 @-3dB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 PA_VX_THD_TYP</td>
<td>Voltage output mode: Total Harmonic Distortion (at most)</td>
<td>dB</td>
<td>-</td>
<td>-74 @1MHz -74 @3MHz -66 @10MHz -56 @20MHz -44 @50MHz</td>
<td>-74 @1MHz -74 @3MHz -66 @10MHz -56 @20MHz -44 @50MHz</td>
<td>-52 @25MHz</td>
<td>-75.9</td>
<td></td>
</tr>
<tr>
<td>3 PA_VX_PSRR_TYP</td>
<td>Voltage output mode: power supply rejection ratio (at most)</td>
<td>dB</td>
<td>-</td>
<td>-56 @0.1MHz -46 @50MHz</td>
<td>-56 @0.1MHz -46 @50MHz</td>
<td>-67.8 @0.1MHz</td>
<td>-58.2 @50MHz</td>
<td></td>
</tr>
<tr>
<td>4 PA_IIX_F_MAX</td>
<td>Voltage output mode: maximum input frequency (at least)</td>
<td>MHz</td>
<td>100</td>
<td>51 @-0.4dB 120 @-3dB</td>
<td>51 @-0.4dB 120 @-3dB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 PA_IIX_THD_TYP</td>
<td>Current output mode: Total Harmonic Distortion (at most)</td>
<td>dB</td>
<td>-</td>
<td>-68 @1MHz -59 @3MHz -47 @10MHz -42 @20MHz -41 @50MHz</td>
<td>-68 @1MHz -59 @3MHz -47 @10MHz -42 @20MHz -41 @50MHz</td>
<td>-24 @25MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6 PA_IIX_PSRR_TYP</td>
<td>Current output mode: power supply rejection ratio (at most)</td>
<td>dB</td>
<td>-</td>
<td>-81 @0.1MHz -65 @50MHz</td>
<td>-81 @0.1MHz -65 @50MHz</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7 PA_SET_SCS</td>
<td>SET saturation cross section</td>
<td>cm²</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>&lt; 3E-05</td>
</tr>
<tr>
<td>8 PA_SET_LETTH</td>
<td>SET LET threshold</td>
<td>MeV·cm²/mg</td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>&lt; 18.5</td>
</tr>
<tr>
<td>9 PA_TID</td>
<td>Maximum TID</td>
<td>krad(Si)</td>
<td>300</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>&gt; 505</td>
</tr>
<tr>
<td>10 PA_IIX_OUT_RD</td>
<td>Current output mode: output full-scale peak-to-peak differential current (at most)</td>
<td>mA</td>
<td>80</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>36</td>
</tr>
</tbody>
</table>
# Main results discussion (24)
## PA MF – Electrical performances summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVC-001 spec</th>
<th>CVC-001 ver</th>
<th>CVC-001 val</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1</strong> PA_VX_F_MAX</td>
<td>Voltage output mode: maximum input frequency (at least)</td>
<td>MHz</td>
<td>10</td>
<td>17@-0,4dB 27@-3dB</td>
<td>17@-0,4dB 27@-3dB</td>
<td>17@-0,4dB 28@-3dB</td>
<td>19,65@-3dB</td>
<td>&gt;2</td>
</tr>
<tr>
<td><strong>2</strong> PA_VX_THD_TYP</td>
<td>Voltage output mode: Typical Total Harmonic Distortion (at most)</td>
<td>dB</td>
<td>-</td>
<td>-87@0,1MHz -84@0,3MHz -74@1MHz -79@2MHz -48@5MHz</td>
<td>-87@0,1MHz -84@0,3MHz -74@1MHz -79@2MHz -48@5MHz</td>
<td>-87@0,1MHz -84@0,3MHz -74@1MHz -79@2MHz -48@5MHz</td>
<td>-67,72@1MHz</td>
<td>-75,5@01MHz -73,4@0,3MHz -66,6@1MHz -64,2@2MHz</td>
</tr>
<tr>
<td><strong>3</strong> PA_VX_IDD_MAX</td>
<td>Voltage output mode: maximum current consumption for single-ended 50Ω load (at most)</td>
<td>mA</td>
<td>-</td>
<td>160</td>
<td>160</td>
<td>160</td>
<td>-</td>
<td>100</td>
</tr>
<tr>
<td><strong>4</strong> PA_TID</td>
<td>Maximum TID</td>
<td>krad(Si)</td>
<td>300</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>&gt; 505</td>
</tr>
<tr>
<td><strong>5</strong> Operational temperature range</td>
<td>Temperature range where performance is maintained</td>
<td>ºC</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-</td>
<td>-10 to 85</td>
</tr>
</tbody>
</table>
Main results discussion (25)
PA HF – Radiation performances

- TID: no degradation observed.
- SEL: no SEL at room temperature.
- SEUs: No SEUs detected.
- SETs: Detected.

- **PA MF not tested under radiation.**
Main results discussion (26)
PA HF and MF – Future use

- The future use of these IPs is still open. Although very good results have been obtained it still has to be analysed how the block can be re-used in the future since no feedback from potential users has been received so far.

- Further updates for SET tolerance on HF would be interesting.

- If SET tolerance is to be updated in HF a recommendation would be to pay special attention to the input net of the output stage.

- It would be nice to know the behavior of the MF block under radiation but similar results to the HF blocks are expected.
Main results discussion (27)
ADC MF - Architecture

<table>
<thead>
<tr>
<th>Coefficient</th>
<th>$a_1$</th>
<th>$a_2$</th>
<th>$a_3$</th>
<th>$a_4$</th>
<th>$c_1$</th>
<th>$c_2$</th>
<th>$c_3$</th>
<th>$c_4$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>0.2</td>
<td>0.4</td>
<td>0.1</td>
<td>0.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>
Main results discussion (28)
ADC MF - Architecture

- The converter was divided into four modules
  - Low-speed single-bit (LSSB): a $\Sigma\Delta$ modulator designed for the [50; 150] kHz signal frequency range and with the highest resolution
  - High-speed single-bit (HSSB: a $\Sigma\Delta$ modulator designed for the [150; 500] kHz signal frequency range.
  - Low-speed multi-bit (LSMB): a $\Sigma\Delta$ modulator, designed for the [0.5; 2] MHz signal frequency range.
  - High-speed multi-bit (HSMB): a $\Sigma\Delta$ modulator, designed for the [2; 5] MHz frequency range and the lowest resolution.

- The four modulators were implemented on the ARQ-CVB001 chip with their inputs interconnected.
- The LSSB modulator was also integrated on the LOPO ASIC.
Main results discussion (29)
ADC MF - Verification

- The promising results of the LSSB modulator made clear that the focus should be put on this block validation wise speaking.
- Including the four modulators on the same die had major drawbacks in terms of performance. Additionally the fact that the ADC input was the same for all modulators reduced the performance even more.
# Main results discussion (30)
## LSSB MF – Electrical performance summary

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>SoW spec</th>
<th>IP spec</th>
<th>IP ver</th>
<th>CVB spec</th>
<th>CVB ver</th>
<th>LOPO val</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 ADC_SPLR</td>
<td>Minimum Nyquist sampling rate (at most)</td>
<td>MS/s</td>
<td>0,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,1</td>
<td>Top level simulations of the LSSB module were not conclusive since the simulations could not complete the required number of cycles for a proper FFT. Performances of the LOPO ASIC were limited by the input source noise.</td>
</tr>
<tr>
<td>2 ADC_ENOB_MAX</td>
<td>Maximum Effective number of bits @ADC_SPLR_MIN (at least)</td>
<td>bits</td>
<td>19</td>
<td>18</td>
<td>18</td>
<td>17</td>
<td>-</td>
<td>9,47</td>
<td></td>
</tr>
<tr>
<td>3 ADC_SFDR_MAX</td>
<td>Spurious Free Dynamic Range @ADC_SPLR_MIN (at least)</td>
<td>dBC</td>
<td>130</td>
<td>110</td>
<td>-</td>
<td>104</td>
<td>-</td>
<td>81,7</td>
<td></td>
</tr>
<tr>
<td>4 ADC_IDD_MIN</td>
<td>Overall current consumption @ADC_SPLR_MIN (at most)</td>
<td>mA</td>
<td>1</td>
<td>2</td>
<td>9,07</td>
<td>2</td>
<td>-</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>5 Operational temperature range</td>
<td>Temperature range where performance is maintained</td>
<td>°C</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td>-10 to 85</td>
<td></td>
</tr>
</tbody>
</table>
Main results discussion (31)
LSSB MF – Electrical performance

- 2.4-Vpp differential full scale
- -2-dB$_{FS}$ input amplitude
- 80-dB/decade noise-shaping slope observed

![Power spectral density graph](image)
Main results discussion (32)
LSSB MF – Electrical performance

- 96.6-dB SNDR
- 105.3-dB SFDR
- 97-dB DR

SNDR degradation at high amplitudes is avoided

![Graph showing SNR, SFDR, and SNR vs. Input Amplitude in dBFS]
Main results discussion (33)
LSSB MF – Electrical performance

\[
FOMS = SNDR + 10 \log \left( \frac{BW}{P} \right)
\]

- **This work**
- **Feature-compliant**
- **Others**

FOMS of this work
Main results discussion (34)
LSSB MF – Electrical performance

Figures from slides 50, 51 and 52 extracted from Stepan Sutula “Low-Power High-Resolution CMOS Switched-Capacitor Delta-Sigma Analog-to-Digital Converters for Sensor Applications

Additional references:

Main results discussion (35)
ADC MF – Future use

- Its future seems promising giving the good electrical results obtained.

- It would be interesting to perform radiations tests on this IP

- *This IP has been selected as baseline for a new ASIC development led by CRISA & ARQUIMEA*
Main results discussion (36)
Common blocks - Performances

- Several common blocks designed: a first-order bandgap reference, a high power linear regulator (suitable to supply analogue circuitry) and a set of register banks to be programmed through SPI.
- The bandgap reference was designed to have 0.3mV variation over the temperature range and was measured at validation to have 30mV variation among different components and the temperature range.
- The regulator performances have not been exhaustively validated but functional tests show its correct operation.
- The SPI register banks were designed and validated up to 10 MHz.
Main results discussion (37)
Common block – Future use

- The common block IPs could be reused in the future as building blocks of bigger ASICs or test vehicles.
Conclusions

- With a single tape-out most of the objectives were reached.
- From the complexity and specifications point of view it was a quite challenging project.
- A quite steep learning curve was produced at integration and validation level.
- Interesting IPs are made available to the space community and they could be made available in a future ASIC with minimum risk.
- A good example of industry and academia working together.
- A good knowledge is gained in the system integration of IPs.
Thank you for your time!

dgonzalez@arquimea.com
epun@arquimea.com